/kernel/linux/linux-5.10/drivers/clk/ti/ |
H A D | clkctrl.c | 515 u16 soc_mask = 0; in _ti_omap4_clkctrl_setup() local 541 soc_mask = CLKF_SOC_DRA72; in _ti_omap4_clkctrl_setup() 543 soc_mask = CLKF_SOC_DRA74; in _ti_omap4_clkctrl_setup() 545 soc_mask = CLKF_SOC_DRA76; in _ti_omap4_clkctrl_setup() 579 soc_mask |= CLKF_SOC_NONSEC; in _ti_omap4_clkctrl_setup() 659 (reg_data->flags & soc_mask) == 0) { in _ti_omap4_clkctrl_setup()
|
/kernel/linux/linux-6.6/drivers/clk/ti/ |
H A D | clkctrl.c | 524 u16 soc_mask = 0; in _ti_omap4_clkctrl_setup() local 542 soc_mask = CLKF_SOC_DRA72; in _ti_omap4_clkctrl_setup() 544 soc_mask = CLKF_SOC_DRA74; in _ti_omap4_clkctrl_setup() 546 soc_mask = CLKF_SOC_DRA76; in _ti_omap4_clkctrl_setup() 568 soc_mask |= CLKF_SOC_NONSEC; in _ti_omap4_clkctrl_setup() 648 (reg_data->flags & soc_mask) == 0) { in _ti_omap4_clkctrl_setup()
|
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/pm/swsmu/smu12/ |
H A D | renoir_ppt.c | 218 uint32_t *soc_mask) in renoir_get_profiling_clk_mask() 237 if(soc_mask) in renoir_get_profiling_clk_mask() 238 *soc_mask = NUM_SOCCLK_DPM_LEVELS - 1; in renoir_get_profiling_clk_mask() 250 uint32_t mclk_mask, soc_mask; in renoir_get_dpm_ultimate_freq() local 285 &soc_mask); in renoir_get_dpm_ultimate_freq() 306 ret = renoir_get_dpm_clk_limited(smu, clk_type, soc_mask, max); in renoir_get_dpm_ultimate_freq() 828 uint32_t sclk_mask, mclk_mask, soc_mask; in renoir_set_performance_level() local 896 &soc_mask); in renoir_set_performance_level() 901 renoir_force_clk_levels(smu, SMU_SOCCLK, 1 << soc_mask); in renoir_set_performance_level() 214 renoir_get_profiling_clk_mask(struct smu_context *smu, enum amd_dpm_forced_level level, uint32_t *sclk_mask, uint32_t *mclk_mask, uint32_t *soc_mask) renoir_get_profiling_clk_mask() argument
|
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/pm/swsmu/smu12/ |
H A D | renoir_ppt.c | 254 uint32_t *soc_mask) in renoir_get_profiling_clk_mask() 273 if (soc_mask) in renoir_get_profiling_clk_mask() 274 *soc_mask = NUM_SOCCLK_DPM_LEVELS - 1; in renoir_get_profiling_clk_mask() 286 uint32_t mclk_mask, soc_mask; in renoir_get_dpm_ultimate_freq() local 321 &soc_mask); in renoir_get_dpm_ultimate_freq() 342 ret = renoir_get_dpm_clk_limited(smu, clk_type, soc_mask, max); in renoir_get_dpm_ultimate_freq() 935 uint32_t sclk_mask, mclk_mask, soc_mask; in renoir_set_performance_level() local 1018 &soc_mask); in renoir_set_performance_level() 1023 renoir_force_clk_levels(smu, SMU_SOCCLK, 1 << soc_mask); in renoir_set_performance_level() 250 renoir_get_profiling_clk_mask(struct smu_context *smu, enum amd_dpm_forced_level level, uint32_t *sclk_mask, uint32_t *mclk_mask, uint32_t *soc_mask) renoir_get_profiling_clk_mask() argument
|
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/pm/swsmu/smu11/ |
H A D | vangogh_ppt.c | 840 uint32_t *soc_mask) in vangogh_get_profiling_clk_mask() 851 if (soc_mask) in vangogh_get_profiling_clk_mask() 852 *soc_mask = 0; in vangogh_get_profiling_clk_mask() 860 if (soc_mask) in vangogh_get_profiling_clk_mask() 861 *soc_mask = 1; in vangogh_get_profiling_clk_mask() 875 if (soc_mask) in vangogh_get_profiling_clk_mask() 876 *soc_mask = 1; in vangogh_get_profiling_clk_mask() 926 uint32_t soc_mask; in vangogh_get_dpm_ultimate_freq() local 975 &soc_mask); in vangogh_get_dpm_ultimate_freq() 987 ret = vangogh_get_dpm_clk_limited(smu, clk_type, soc_mask, ma in vangogh_get_dpm_ultimate_freq() 834 vangogh_get_profiling_clk_mask(struct smu_context *smu, enum amd_dpm_forced_level level, uint32_t *vclk_mask, uint32_t *dclk_mask, uint32_t *mclk_mask, uint32_t *fclk_mask, uint32_t *soc_mask) vangogh_get_profiling_clk_mask() argument 1413 uint32_t soc_mask, mclk_mask, fclk_mask; vangogh_set_performance_level() local [all...] |
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/pm/powerplay/hwmgr/ |
H A D | vega12_hwmgr.c | 1698 uint32_t *sclk_mask, uint32_t *mclk_mask, uint32_t *soc_mask) in vega12_get_profiling_clk_mask() 1707 *soc_mask = 0; in vega12_get_profiling_clk_mask() 1714 *soc_mask = VEGA12_UMD_PSTATE_SOCCLK_LEVEL; in vega12_get_profiling_clk_mask() 1724 *soc_mask = soc_dpm_table->count - 1; in vega12_get_profiling_clk_mask() 1754 uint32_t soc_mask = 0; in vega12_dpm_force_dpm_level() local 1770 ret = vega12_get_profiling_clk_mask(hwmgr, level, &sclk_mask, &mclk_mask, &soc_mask); in vega12_dpm_force_dpm_level() 1697 vega12_get_profiling_clk_mask(struct pp_hwmgr *hwmgr, enum amd_dpm_forced_level level, uint32_t *sclk_mask, uint32_t *mclk_mask, uint32_t *soc_mask) vega12_get_profiling_clk_mask() argument
|
H A D | vega20_hwmgr.c | 2523 uint32_t *sclk_mask, uint32_t *mclk_mask, uint32_t *soc_mask) in vega20_get_profiling_clk_mask() 2532 *soc_mask = 0; in vega20_get_profiling_clk_mask() 2539 *soc_mask = VEGA20_UMD_PSTATE_SOCCLK_LEVEL; in vega20_get_profiling_clk_mask() 2549 *soc_mask = soc_dpm_table->count - 1; in vega20_get_profiling_clk_mask() 2723 uint32_t sclk_mask, mclk_mask, soc_mask; in vega20_dpm_force_dpm_level() local 2742 ret = vega20_get_profiling_clk_mask(hwmgr, level, &sclk_mask, &mclk_mask, &soc_mask); in vega20_dpm_force_dpm_level() 2747 vega20_force_clock_level(hwmgr, PP_SOCCLK, 1 << soc_mask); in vega20_dpm_force_dpm_level() 2522 vega20_get_profiling_clk_mask(struct pp_hwmgr *hwmgr, enum amd_dpm_forced_level level, uint32_t *sclk_mask, uint32_t *mclk_mask, uint32_t *soc_mask) vega20_get_profiling_clk_mask() argument
|
H A D | vega10_hwmgr.c | 4156 uint32_t *sclk_mask, uint32_t *mclk_mask, uint32_t *soc_mask) in vega10_get_profiling_clk_mask() 4165 *soc_mask = VEGA10_UMD_PSTATE_SOCCLK_LEVEL; in vega10_get_profiling_clk_mask() 4183 *soc_mask = table_info->vdd_dep_on_socclk->count - 1; in vega10_get_profiling_clk_mask() 4277 uint32_t soc_mask = 0; in vega10_dpm_force_dpm_level() local 4280 vega10_get_profiling_clk_mask(hwmgr, level, &sclk_mask, &mclk_mask, &soc_mask); in vega10_dpm_force_dpm_level() 4296 ret = vega10_get_profiling_clk_mask(hwmgr, level, &sclk_mask, &mclk_mask, &soc_mask); in vega10_dpm_force_dpm_level() 4155 vega10_get_profiling_clk_mask(struct pp_hwmgr *hwmgr, enum amd_dpm_forced_level level, uint32_t *sclk_mask, uint32_t *mclk_mask, uint32_t *soc_mask) vega10_get_profiling_clk_mask() argument
|
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/pm/powerplay/hwmgr/ |
H A D | vega12_hwmgr.c | 1718 uint32_t *sclk_mask, uint32_t *mclk_mask, uint32_t *soc_mask) in vega12_get_profiling_clk_mask() 1727 *soc_mask = 0; in vega12_get_profiling_clk_mask() 1734 *soc_mask = VEGA12_UMD_PSTATE_SOCCLK_LEVEL; in vega12_get_profiling_clk_mask() 1744 *soc_mask = soc_dpm_table->count - 1; in vega12_get_profiling_clk_mask() 1774 uint32_t soc_mask = 0; in vega12_dpm_force_dpm_level() local 1790 ret = vega12_get_profiling_clk_mask(hwmgr, level, &sclk_mask, &mclk_mask, &soc_mask); in vega12_dpm_force_dpm_level() 1717 vega12_get_profiling_clk_mask(struct pp_hwmgr *hwmgr, enum amd_dpm_forced_level level, uint32_t *sclk_mask, uint32_t *mclk_mask, uint32_t *soc_mask) vega12_get_profiling_clk_mask() argument
|
H A D | vega20_hwmgr.c | 2523 uint32_t *sclk_mask, uint32_t *mclk_mask, uint32_t *soc_mask) in vega20_get_profiling_clk_mask() 2532 *soc_mask = 0; in vega20_get_profiling_clk_mask() 2539 *soc_mask = VEGA20_UMD_PSTATE_SOCCLK_LEVEL; in vega20_get_profiling_clk_mask() 2549 *soc_mask = soc_dpm_table->count - 1; in vega20_get_profiling_clk_mask() 2723 uint32_t sclk_mask, mclk_mask, soc_mask; in vega20_dpm_force_dpm_level() local 2742 ret = vega20_get_profiling_clk_mask(hwmgr, level, &sclk_mask, &mclk_mask, &soc_mask); in vega20_dpm_force_dpm_level() 2747 vega20_force_clock_level(hwmgr, PP_SOCCLK, 1 << soc_mask); in vega20_dpm_force_dpm_level() 2522 vega20_get_profiling_clk_mask(struct pp_hwmgr *hwmgr, enum amd_dpm_forced_level level, uint32_t *sclk_mask, uint32_t *mclk_mask, uint32_t *soc_mask) vega20_get_profiling_clk_mask() argument
|
H A D | vega10_hwmgr.c | 4183 uint32_t *sclk_mask, uint32_t *mclk_mask, uint32_t *soc_mask) in vega10_get_profiling_clk_mask() 4192 *soc_mask = VEGA10_UMD_PSTATE_SOCCLK_LEVEL; in vega10_get_profiling_clk_mask() 4208 *soc_mask = table_info->vdd_dep_on_socclk->count - 1; in vega10_get_profiling_clk_mask() 4302 uint32_t soc_mask = 0; in vega10_dpm_force_dpm_level() local 4318 ret = vega10_get_profiling_clk_mask(hwmgr, level, &sclk_mask, &mclk_mask, &soc_mask); in vega10_dpm_force_dpm_level() 4182 vega10_get_profiling_clk_mask(struct pp_hwmgr *hwmgr, enum amd_dpm_forced_level level, uint32_t *sclk_mask, uint32_t *mclk_mask, uint32_t *soc_mask) vega10_get_profiling_clk_mask() argument
|
/kernel/linux/linux-5.10/drivers/pinctrl/ |
H A D | pinctrl-single.c | 1407 unsigned soc_mask; in pcs_irq_set() local 1413 soc_mask = pcs_soc->irq_enable_mask; in pcs_irq_set() 1417 mask |= soc_mask; in pcs_irq_set() 1419 mask &= ~soc_mask; in pcs_irq_set()
|
/kernel/linux/linux-6.6/drivers/pinctrl/ |
H A D | pinctrl-single.c | 1402 unsigned soc_mask; in pcs_irq_set() local 1408 soc_mask = pcs_soc->irq_enable_mask; in pcs_irq_set() 1412 mask |= soc_mask; in pcs_irq_set() 1414 mask &= ~soc_mask; in pcs_irq_set()
|