Home
Sort by
last modified time
|
relevance
|
path
Repository(s)
applications
arkcompiler
base
build
commonlibrary
developtools
device
docs
domains
drivers
foundation
ide
interface
kernel
napi_generator
productdefine
test
third_party
vendor
select all
invert selection
clear
Full Search
Search through all text tokens(words,strings,identifiers,numbers) in index.
Definition
Only finds symbol definitions(where e.g a variable(function,...) is defined).
Symbol
Only finds symbol(e.g. methods classes,function,variables).
File Path
Path of the source file(use "/").If you want just exact path,enclose it in "".Source files end with: .jar/.bz2/.a/.h/.java...
History
History log comments.
Type
Any
Bzip(2)
C
Clojure
C#
C++
ELF
Erlang
Image file
Fortran
Golang
GZIP
Haskell
Jar
Java
Java class
JavaScript
Lisp
Lua
Pascal
Perl
PHP
Plain Text
PL/SQL
Python
Rust
Scala
Shell script
SQL
Tar
Tcl
Troff
UUEncoded
Visual Basic
XML
Zip
Type of analyzer used to filter file types include with selected(e.g. just C sources).
Help
Searched
refs:res_cap
(Results
1 - 25
of
50
) sorted by relevance
1
2
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dcn302/
H
A
D
dcn302_resource.c
708
uint32_t pipe_count = pool->
res_cap
->num_dwb;
in dcn302_dwbc_create()
743
uint32_t pipe_count = pool->
res_cap
->num_dwb;
in dcn302_mmhubbub_create()
1004
for (i = 0; i < pool->
res_cap
->num_dsc; i++) {
in dcn302_resource_destruct()
1034
for (i = 0; i < pool->
res_cap
->num_ddc; i++) {
in dcn302_resource_destruct()
1047
for (i = 0; i < pool->
res_cap
->num_opp; i++) {
in dcn302_resource_destruct()
1052
for (i = 0; i < pool->
res_cap
->num_timing_generator; i++) {
in dcn302_resource_destruct()
1059
for (i = 0; i < pool->
res_cap
->num_dwb; i++) {
in dcn302_resource_destruct()
1083
for (i = 0; i < pool->
res_cap
->num_mpc_3dlut; i++) {
in dcn302_resource_destruct()
1205
pool->
res_cap
= &res_cap_dcn302;
in dcn302_resource_construct()
1213
pool->pipe_count = pool->
res_cap
in dcn302_resource_construct()
[all...]
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dcn303/
H
A
D
dcn303_resource.c
651
uint32_t pipe_count = pool->
res_cap
->num_dwb;
in dcn303_dwbc_create()
686
uint32_t pipe_count = pool->
res_cap
->num_dwb;
in dcn303_mmhubbub_create()
930
for (i = 0; i < pool->
res_cap
->num_dsc; i++) {
in dcn303_resource_destruct()
960
for (i = 0; i < pool->
res_cap
->num_ddc; i++) {
in dcn303_resource_destruct()
973
for (i = 0; i < pool->
res_cap
->num_opp; i++) {
in dcn303_resource_destruct()
978
for (i = 0; i < pool->
res_cap
->num_timing_generator; i++) {
in dcn303_resource_destruct()
985
for (i = 0; i < pool->
res_cap
->num_dwb; i++) {
in dcn303_resource_destruct()
1009
for (i = 0; i < pool->
res_cap
->num_mpc_3dlut; i++) {
in dcn303_resource_destruct()
1128
pool->
res_cap
= &res_cap_dcn303;
in dcn303_resource_construct()
1136
pool->pipe_count = pool->
res_cap
in dcn303_resource_construct()
[all...]
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dcn31/
H
A
D
dcn31_resource.c
1118
if ((eng_id - ENGINE_ID_DIGA) > ctx->dc->res_pool->
res_cap
->num_dig_link_enc)
in dcn31_link_enc_create_minimal()
1382
for (i = 0; i < pool->base.
res_cap
->num_dsc; i++) {
in dcn31_resource_destruct()
1412
for (i = 0; i < pool->base.
res_cap
->num_ddc; i++) {
in dcn31_resource_destruct()
1425
for (i = 0; i < pool->base.
res_cap
->num_opp; i++) {
in dcn31_resource_destruct()
1430
for (i = 0; i < pool->base.
res_cap
->num_timing_generator; i++) {
in dcn31_resource_destruct()
1437
for (i = 0; i < pool->base.
res_cap
->num_dwb; i++) {
in dcn31_resource_destruct()
1460
for (i = 0; i < pool->base.
res_cap
->num_mpc_3dlut; i++) {
in dcn31_resource_destruct()
1476
for (i = 0; i < pool->base.
res_cap
->num_timing_generator; i++) {
in dcn31_resource_destruct()
1513
uint32_t pipe_count = pool->
res_cap
->num_dwb;
in dcn31_dwbc_create()
1538
uint32_t pipe_count = pool->
res_cap
in dcn31_mmhubbub_create()
[all...]
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dcn315/
H
A
D
dcn315_resource.c
1116
if ((eng_id - ENGINE_ID_DIGA) > ctx->dc->res_pool->
res_cap
->num_dig_link_enc)
in dcn31_link_enc_create_minimal()
1382
for (i = 0; i < pool->base.
res_cap
->num_dsc; i++) {
in dcn315_resource_destruct()
1412
for (i = 0; i < pool->base.
res_cap
->num_ddc; i++) {
in dcn315_resource_destruct()
1425
for (i = 0; i < pool->base.
res_cap
->num_opp; i++) {
in dcn315_resource_destruct()
1430
for (i = 0; i < pool->base.
res_cap
->num_timing_generator; i++) {
in dcn315_resource_destruct()
1437
for (i = 0; i < pool->base.
res_cap
->num_dwb; i++) {
in dcn315_resource_destruct()
1460
for (i = 0; i < pool->base.
res_cap
->num_mpc_3dlut; i++) {
in dcn315_resource_destruct()
1476
for (i = 0; i < pool->base.
res_cap
->num_timing_generator; i++) {
in dcn315_resource_destruct()
1510
uint32_t pipe_count = pool->
res_cap
->num_dwb;
in dcn31_dwbc_create()
1535
uint32_t pipe_count = pool->
res_cap
in dcn31_mmhubbub_create()
[all...]
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dcn314/
H
A
D
dcn314_resource.c
1190
if ((eng_id - ENGINE_ID_DIGA) > ctx->dc->res_pool->
res_cap
->num_dig_link_enc)
in dcn31_link_enc_create_minimal()
1455
for (i = 0; i < pool->base.
res_cap
->num_dsc; i++) {
in dcn314_resource_destruct()
1484
for (i = 0; i < pool->base.
res_cap
->num_ddc; i++) {
in dcn314_resource_destruct()
1497
for (i = 0; i < pool->base.
res_cap
->num_opp; i++) {
in dcn314_resource_destruct()
1502
for (i = 0; i < pool->base.
res_cap
->num_timing_generator; i++) {
in dcn314_resource_destruct()
1509
for (i = 0; i < pool->base.
res_cap
->num_dwb; i++) {
in dcn314_resource_destruct()
1532
for (i = 0; i < pool->base.
res_cap
->num_mpc_3dlut; i++) {
in dcn314_resource_destruct()
1548
for (i = 0; i < pool->base.
res_cap
->num_timing_generator; i++) {
in dcn314_resource_destruct()
1585
uint32_t pipe_count = pool->
res_cap
->num_dwb;
in dcn31_dwbc_create()
1610
uint32_t pipe_count = pool->
res_cap
in dcn31_mmhubbub_create()
[all...]
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dcn316/
H
A
D
dcn316_resource.c
1112
if ((eng_id - ENGINE_ID_DIGA) > ctx->dc->res_pool->
res_cap
->num_dig_link_enc)
in dcn31_link_enc_create_minimal()
1380
for (i = 0; i < pool->base.
res_cap
->num_dsc; i++) {
in dcn316_resource_destruct()
1410
for (i = 0; i < pool->base.
res_cap
->num_ddc; i++) {
in dcn316_resource_destruct()
1423
for (i = 0; i < pool->base.
res_cap
->num_opp; i++) {
in dcn316_resource_destruct()
1428
for (i = 0; i < pool->base.
res_cap
->num_timing_generator; i++) {
in dcn316_resource_destruct()
1435
for (i = 0; i < pool->base.
res_cap
->num_dwb; i++) {
in dcn316_resource_destruct()
1458
for (i = 0; i < pool->base.
res_cap
->num_mpc_3dlut; i++) {
in dcn316_resource_destruct()
1474
for (i = 0; i < pool->base.
res_cap
->num_timing_generator; i++) {
in dcn316_resource_destruct()
1508
uint32_t pipe_count = pool->
res_cap
->num_dwb;
in dcn31_dwbc_create()
1533
uint32_t pipe_count = pool->
res_cap
in dcn31_mmhubbub_create()
[all...]
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dcn321/
H
A
D
dcn321_resource.c
1368
for (i = 0; i < pool->base.
res_cap
->num_dsc; i++) {
in dcn321_resource_destruct()
1397
for (i = 0; i < pool->base.
res_cap
->num_ddc; i++) {
in dcn321_resource_destruct()
1410
for (i = 0; i < pool->base.
res_cap
->num_opp; i++) {
in dcn321_resource_destruct()
1415
for (i = 0; i < pool->base.
res_cap
->num_timing_generator; i++) {
in dcn321_resource_destruct()
1422
for (i = 0; i < pool->base.
res_cap
->num_dwb; i++) {
in dcn321_resource_destruct()
1445
for (i = 0; i < pool->base.
res_cap
->num_mpc_3dlut; i++) {
in dcn321_resource_destruct()
1461
for (i = 0; i < pool->base.
res_cap
->num_timing_generator; i++) {
in dcn321_resource_destruct()
1483
uint32_t dwb_count = pool->
res_cap
->num_dwb;
in dcn321_dwbc_create()
1512
uint32_t dwb_count = pool->
res_cap
->num_dwb;
in dcn321_mmhubbub_create()
1657
pool->base.
res_cap
in dcn321_resource_construct()
[all...]
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dcn301/
H
A
D
dcn301_resource.c
1052
for (i = 0; i < pool->base.
res_cap
->num_dsc; i++) {
in dcn301_destruct()
1082
for (i = 0; i < pool->base.
res_cap
->num_ddc; i++) {
in dcn301_destruct()
1095
for (i = 0; i < pool->base.
res_cap
->num_opp; i++) {
in dcn301_destruct()
1100
for (i = 0; i < pool->base.
res_cap
->num_timing_generator; i++) {
in dcn301_destruct()
1107
for (i = 0; i < pool->base.
res_cap
->num_dwb; i++) {
in dcn301_destruct()
1130
for (i = 0; i < pool->base.
res_cap
->num_mpc_3dlut; i++) {
in dcn301_destruct()
1146
for (i = 0; i < pool->base.
res_cap
->num_timing_generator; i++) {
in dcn301_destruct()
1175
uint32_t pipe_count = pool->
res_cap
->num_dwb;
in dcn301_dwbc_create()
1200
uint32_t pipe_count = pool->
res_cap
->num_dwb;
in dcn301_mmhubbub_create()
1299
loaded_ip->max_num_otg = pool->base.
res_cap
in init_soc_bounding_box()
[all...]
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dce80/
H
A
D
dce80_resource.c
375
static const struct resource_caps
res_cap
= {
variable
831
for (i = 0; i < pool->base.
res_cap
->num_ddc; i++) {
in dce80_resource_destruct()
961
pool->base.
res_cap
= &
res_cap
;
in dce80_construct()
969
pool->base.pipe_count =
res_cap
.num_timing_generator;
in dce80_construct()
970
pool->base.timing_generator_count =
res_cap
.num_timing_generator;
in dce80_construct()
1086
for (i = 0; i < pool->base.
res_cap
->num_ddc; i++) {
in dce80_construct()
1160
pool->base.
res_cap
= &res_cap_81;
in dce81_construct()
1284
for (i = 0; i < pool->base.
res_cap
->num_ddc; i++) {
in dce81_construct()
1358
pool->base.
res_cap
in dce83_construct()
[all...]
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dce60/
H
A
D
dce60_resource.c
370
static const struct resource_caps
res_cap
= {
variable
826
for (i = 0; i < pool->base.
res_cap
->num_ddc; i++) {
in dce60_resource_destruct()
956
pool->base.
res_cap
= &
res_cap
;
in dce60_construct()
964
pool->base.pipe_count =
res_cap
.num_timing_generator;
in dce60_construct()
965
pool->base.timing_generator_count =
res_cap
.num_timing_generator;
in dce60_construct()
1077
for (i = 0; i < pool->base.
res_cap
->num_ddc; i++) {
in dce60_construct()
1151
pool->base.
res_cap
= &res_cap_61;
in dce61_construct()
1275
for (i = 0; i < pool->base.
res_cap
->num_ddc; i++) {
in dce61_construct()
1349
pool->base.
res_cap
in dce64_construct()
[all...]
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dce60/
H
A
D
dce60_resource.c
372
static const struct resource_caps
res_cap
= {
variable
822
for (i = 0; i < pool->base.
res_cap
->num_ddc; i++) {
in dce60_resource_destruct()
952
pool->base.
res_cap
= &
res_cap
;
in dce60_construct()
960
pool->base.pipe_count =
res_cap
.num_timing_generator;
in dce60_construct()
961
pool->base.timing_generator_count =
res_cap
.num_timing_generator;
in dce60_construct()
1073
for (i = 0; i < pool->base.
res_cap
->num_ddc; i++) {
in dce60_construct()
1147
pool->base.
res_cap
= &res_cap_61;
in dce61_construct()
1271
for (i = 0; i < pool->base.
res_cap
->num_ddc; i++) {
in dce61_construct()
1345
pool->base.
res_cap
in dce64_construct()
[all...]
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dce80/
H
A
D
dce80_resource.c
375
static const struct resource_caps
res_cap
= {
variable
829
for (i = 0; i < pool->base.
res_cap
->num_ddc; i++) {
in dce80_resource_destruct()
959
pool->base.
res_cap
= &
res_cap
;
in dce80_construct()
967
pool->base.pipe_count =
res_cap
.num_timing_generator;
in dce80_construct()
968
pool->base.timing_generator_count =
res_cap
.num_timing_generator;
in dce80_construct()
1087
for (i = 0; i < pool->base.
res_cap
->num_ddc; i++) {
in dce80_construct()
1161
pool->base.
res_cap
= &res_cap_81;
in dce81_construct()
1287
for (i = 0; i < pool->base.
res_cap
->num_ddc; i++) {
in dce81_construct()
1361
pool->base.
res_cap
in dce83_construct()
[all...]
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/core/
H
A
D
dc_link_enc_cfg.c
40
for (i = 0; i < stream->ctx->dc->res_pool->
res_cap
->num_dig_link_enc; i++) {
in is_dig_link_enc_stream()
180
for (i = 0; i < ctx->dc->res_pool->
res_cap
->num_dig_link_enc; i++) {
in find_first_avail_link_enc()
189
for (i = 0; i < ctx->dc->res_pool->
res_cap
->num_dig_link_enc; i++) {
in find_first_avail_link_enc()
272
for (i = 0; i < dc->res_pool->
res_cap
->num_dig_link_enc; i++) {
in clear_enc_assignments()
547
for (i = 0; i < dc->res_pool->
res_cap
->num_dig_link_enc; i++) {
in link_enc_cfg_get_next_avail_link_enc()
711
for (j = 0; j < dc->res_pool->
res_cap
->num_dig_link_enc; j++) {
in link_enc_cfg_validate()
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dcn30/
H
A
D
dcn30_resource.c
1082
for (i = 0; i < pool->base.
res_cap
->num_dsc; i++) {
in dcn30_resource_destruct()
1112
for (i = 0; i < pool->base.
res_cap
->num_ddc; i++) {
in dcn30_resource_destruct()
1125
for (i = 0; i < pool->base.
res_cap
->num_opp; i++) {
in dcn30_resource_destruct()
1130
for (i = 0; i < pool->base.
res_cap
->num_timing_generator; i++) {
in dcn30_resource_destruct()
1137
for (i = 0; i < pool->base.
res_cap
->num_dwb; i++) {
in dcn30_resource_destruct()
1160
for (i = 0; i < pool->base.
res_cap
->num_mpc_3dlut; i++) {
in dcn30_resource_destruct()
1216
uint32_t pipe_count = pool->
res_cap
->num_dwb;
in dcn30_dwbc_create()
1241
uint32_t pipe_count = pool->
res_cap
->num_dwb;
in dcn30_mmhubbub_create()
1444
for (i = 0; i < pool->
res_cap
->num_mpc_3dlut; i++) {
in dcn30_acquire_post_bldn_3dlut()
1474
for (i = 0; i < pool->
res_cap
in dcn30_release_post_bldn_3dlut()
[all...]
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dcn32/
H
A
D
dcn32_resource.c
1382
for (i = 0; i < pool->base.
res_cap
->num_dsc; i++) {
in dcn32_resource_destruct()
1412
for (i = 0; i < pool->base.
res_cap
->num_ddc; i++) {
in dcn32_resource_destruct()
1425
for (i = 0; i < pool->base.
res_cap
->num_opp; i++) {
in dcn32_resource_destruct()
1430
for (i = 0; i < pool->base.
res_cap
->num_timing_generator; i++) {
in dcn32_resource_destruct()
1437
for (i = 0; i < pool->base.
res_cap
->num_dwb; i++) {
in dcn32_resource_destruct()
1460
for (i = 0; i < pool->base.
res_cap
->num_mpc_3dlut; i++) {
in dcn32_resource_destruct()
1476
for (i = 0; i < pool->base.
res_cap
->num_timing_generator; i++) {
in dcn32_resource_destruct()
1498
uint32_t dwb_count = pool->
res_cap
->num_dwb;
in dcn32_dwbc_create()
1527
uint32_t dwb_count = pool->
res_cap
->num_dwb;
in dcn32_mmhubbub_create()
1618
for (i = 0; i < pool->
res_cap
in dcn32_release_post_bldn_3dlut()
[all...]
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dce100/
H
A
D
dce100_resource.c
374
static const struct resource_caps
res_cap
= {
variable
783
for (i = 0; i < pool->base.
res_cap
->num_ddc; i++) {
in dce100_resource_destruct()
995
pool->base.
res_cap
= &
res_cap
;
in dce100_resource_construct()
1070
pool->base.pipe_count =
res_cap
.num_timing_generator;
in dce100_resource_construct()
1071
pool->base.timing_generator_count = pool->base.
res_cap
->num_timing_generator;
in dce100_resource_construct()
1124
for (i = 0; i < pool->base.
res_cap
->num_ddc; i++) {
in dce100_resource_construct()
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dce100/
H
A
D
dce100_resource.c
374
static const struct resource_caps
res_cap
= {
variable
781
for (i = 0; i < pool->base.
res_cap
->num_ddc; i++) {
in dce100_resource_destruct()
993
pool->base.
res_cap
= &
res_cap
;
in dce100_resource_construct()
1068
pool->base.pipe_count =
res_cap
.num_timing_generator;
in dce100_resource_construct()
1069
pool->base.timing_generator_count = pool->base.
res_cap
->num_timing_generator;
in dce100_resource_construct()
1125
for (i = 0; i < pool->base.
res_cap
->num_ddc; i++) {
in dce100_resource_construct()
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dcn20/
H
A
D
dcn20_resource.c
1096
for (i = 0; i < pool->base.
res_cap
->num_dsc; i++) {
in dcn20_resource_destruct()
1126
for (i = 0; i < pool->base.
res_cap
->num_ddc; i++) {
in dcn20_resource_destruct()
1139
for (i = 0; i < pool->base.
res_cap
->num_opp; i++) {
in dcn20_resource_destruct()
1144
for (i = 0; i < pool->base.
res_cap
->num_timing_generator; i++) {
in dcn20_resource_destruct()
1151
for (i = 0; i < pool->base.
res_cap
->num_dwb; i++) {
in dcn20_resource_destruct()
1322
if (pool->
res_cap
->num_dsc == pool->
res_cap
->num_opp) {
in dcn20_acquire_dsc()
1336
for (i = 0; i < pool->
res_cap
->num_dsc; i++)
in dcn20_acquire_dsc()
1350
for (i = 0; i < pool->
res_cap
->num_dsc; i++)
in dcn20_release_dsc()
2233
uint32_t pipe_count = pool->
res_cap
in dcn20_dwbc_create()
[all...]
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dcn30/
H
A
D
dcn30_resource.c
1220
for (i = 0; i < pool->base.
res_cap
->num_dsc; i++) {
in dcn30_resource_destruct()
1250
for (i = 0; i < pool->base.
res_cap
->num_ddc; i++) {
in dcn30_resource_destruct()
1263
for (i = 0; i < pool->base.
res_cap
->num_opp; i++) {
in dcn30_resource_destruct()
1268
for (i = 0; i < pool->base.
res_cap
->num_timing_generator; i++) {
in dcn30_resource_destruct()
1275
for (i = 0; i < pool->base.
res_cap
->num_dwb; i++) {
in dcn30_resource_destruct()
1298
for (i = 0; i < pool->base.
res_cap
->num_mpc_3dlut; i++) {
in dcn30_resource_destruct()
1348
uint32_t pipe_count = pool->
res_cap
->num_dwb;
in dcn30_dwbc_create()
1373
uint32_t pipe_count = pool->
res_cap
->num_dwb;
in dcn30_mmhubbub_create()
1655
for (i = 0; i < pool->
res_cap
->num_mpc_3dlut; i++) {
in dcn30_acquire_post_bldn_3dlut()
1685
for (i = 0; i < pool->
res_cap
in dcn30_release_post_bldn_3dlut()
[all...]
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dcn21/
H
A
D
dcn21_resource.c
921
for (i = 0; i < pool->base.
res_cap
->num_dsc; i++) {
in dcn21_resource_destruct()
951
for (i = 0; i < pool->base.
res_cap
->num_ddc; i++) {
in dcn21_resource_destruct()
964
for (i = 0; i < pool->base.
res_cap
->num_opp; i++) {
in dcn21_resource_destruct()
969
for (i = 0; i < pool->base.
res_cap
->num_timing_generator; i++) {
in dcn21_resource_destruct()
976
for (i = 0; i < pool->base.
res_cap
->num_dwb; i++) {
in dcn21_resource_destruct()
1413
dcn2_1_ip.max_num_otg = pool->base.
res_cap
->num_timing_generator;
in update_bw_bounding_box()
1807
pool->base.
res_cap
= &res_cap_rn;
in dcn21_resource_construct()
1810
//pool->base.
res_cap
= &res_cap_nv10_FPGA_2pipe_dsc;
in dcn21_resource_construct()
1811
pool->base.
res_cap
= &res_cap_rn_FPGA_4pipe;
in dcn21_resource_construct()
1822
pool->base.pipe_count = pool->base.
res_cap
in dcn21_resource_construct()
[all...]
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dce120/
H
A
D
dce120_resource.c
506
static const struct resource_caps
res_cap
= {
variable
633
for (i = 0; i < pool->base.
res_cap
->num_ddc; i++) {
in dce120_resource_destruct()
1074
pool->base.
res_cap
= &
res_cap
;
in dce120_resource_construct()
1078
pool->base.pipe_count =
res_cap
.num_timing_generator;
in dce120_resource_construct()
1079
pool->base.timing_generator_count = pool->base.
res_cap
->num_timing_generator;
in dce120_resource_construct()
1222
for (i = 0; i < pool->base.
res_cap
->num_ddc; i++) {
in dce120_resource_construct()
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dcn10/
H
A
D
dcn10_resource.c
549
static const struct resource_caps
res_cap
= {
variable
1011
for (i = 0; i < pool->base.
res_cap
->num_ddc; i++) {
in dcn10_resource_destruct()
1355
pool->base.
res_cap
= &rv2_res_cap;
in dcn10_resource_construct()
1357
pool->base.
res_cap
= &
res_cap
;
in dcn10_resource_construct()
1371
pool->base.pipe_count = pool->base.
res_cap
->num_timing_generator;
in dcn10_resource_construct()
1604
for (i = 0; i < pool->base.
res_cap
->num_ddc; i++) {
in dcn10_resource_construct()
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dce120/
H
A
D
dce120_resource.c
497
static const struct resource_caps
res_cap
= {
variable
625
for (i = 0; i < pool->base.
res_cap
->num_ddc; i++) {
in dce120_resource_destruct()
1067
pool->base.
res_cap
= &
res_cap
;
in dce120_resource_construct()
1071
pool->base.pipe_count =
res_cap
.num_timing_generator;
in dce120_resource_construct()
1072
pool->base.timing_generator_count = pool->base.
res_cap
->num_timing_generator;
in dce120_resource_construct()
1217
for (i = 0; i < pool->base.
res_cap
->num_ddc; i++) {
in dce120_resource_construct()
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dcn10/
H
A
D
dcn10_resource.c
485
static const struct resource_caps
res_cap
= {
variable
951
for (i = 0; i < pool->base.
res_cap
->num_ddc; i++) {
in dcn10_resource_destruct()
1322
pool->base.
res_cap
= &rv2_res_cap;
in dcn10_resource_construct()
1324
pool->base.
res_cap
= &
res_cap
;
in dcn10_resource_construct()
1338
pool->base.pipe_count = pool->base.
res_cap
->num_timing_generator;
in dcn10_resource_construct()
1606
for (i = 0; i < pool->base.
res_cap
->num_ddc; i++) {
in dcn10_resource_construct()
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dcn201/
H
A
D
dcn201_resource.c
945
for (i = 0; i < pool->base.
res_cap
->num_opp; i++) {
in dcn201_resource_destruct()
950
for (i = 0; i < pool->base.
res_cap
->num_timing_generator; i++) {
in dcn201_resource_destruct()
1088
pool->base.
res_cap
= &res_cap_dnc201;
in dcn201_resource_construct()
1186
dcn201_ip.max_num_otg = pool->base.
res_cap
->num_timing_generator;
in dcn201_resource_construct()
1221
for (i = 0; i < pool->base.
res_cap
->num_opp; i++) {
in dcn201_resource_construct()
1230
for (i = 0; i < pool->base.
res_cap
->num_ddc; i++) {
in dcn201_resource_construct()
1246
for (i = 0; i < pool->base.
res_cap
->num_timing_generator; i++) {
in dcn201_resource_construct()
Completed in 54 milliseconds
1
2