Home
last modified time | relevance | path

Searched refs:pll_type (Results 1 - 25 of 27) sorted by relevance

12

/kernel/linux/linux-6.6/drivers/clk/qcom/
H A Dapss-ipq-pll.c127 int pll_type; member
133 .pll_type = CLK_ALPHA_PLL_TYPE_STROMER_PLUS,
139 .pll_type = CLK_ALPHA_PLL_TYPE_HUAYRA,
145 .pll_type = CLK_ALPHA_PLL_TYPE_HUAYRA,
151 .pll_type = CLK_ALPHA_PLL_TYPE_HUAYRA,
184 if (data->pll_type == CLK_ALPHA_PLL_TYPE_HUAYRA) in apss_ipq_pll_probe()
186 else if (data->pll_type == CLK_ALPHA_PLL_TYPE_STROMER_PLUS) in apss_ipq_pll_probe()
/kernel/linux/linux-5.10/drivers/ssb/
H A Ddriver_mipscore.c268 u32 pll_type, n, m, rate = 0; in ssb_cpu_clock() local
274 ssb_extif_get_clockcontrol(&bus->extif, &pll_type, &n, &m); in ssb_cpu_clock()
276 ssb_chipco_get_clockcpu(&bus->chipco, &pll_type, &n, &m); in ssb_cpu_clock()
280 if ((pll_type == SSB_PLLTYPE_5) || (bus->chip_id == 0x5365)) { in ssb_cpu_clock()
283 rate = ssb_calc_clock_rate(pll_type, n, m); in ssb_cpu_clock()
286 if (pll_type == SSB_PLLTYPE_6) { in ssb_cpu_clock()
H A Ddriver_extif.c108 u32 *pll_type, u32 *n, u32 *m) in ssb_extif_get_clockcontrol()
110 *pll_type = SSB_PLLTYPE_1; in ssb_extif_get_clockcontrol()
107 ssb_extif_get_clockcontrol(struct ssb_extif *extif, u32 *pll_type, u32 *n, u32 *m) ssb_extif_get_clockcontrol() argument
/kernel/linux/linux-6.6/drivers/ssb/
H A Ddriver_mipscore.c268 u32 pll_type, n, m, rate = 0; in ssb_cpu_clock() local
274 ssb_extif_get_clockcontrol(&bus->extif, &pll_type, &n, &m); in ssb_cpu_clock()
276 ssb_chipco_get_clockcpu(&bus->chipco, &pll_type, &n, &m); in ssb_cpu_clock()
280 if ((pll_type == SSB_PLLTYPE_5) || (bus->chip_id == 0x5365)) { in ssb_cpu_clock()
283 rate = ssb_calc_clock_rate(pll_type, n, m); in ssb_cpu_clock()
286 if (pll_type == SSB_PLLTYPE_6) { in ssb_cpu_clock()
H A Ddriver_extif.c108 u32 *pll_type, u32 *n, u32 *m) in ssb_extif_get_clockcontrol()
110 *pll_type = SSB_PLLTYPE_1; in ssb_extif_get_clockcontrol()
107 ssb_extif_get_clockcontrol(struct ssb_extif *extif, u32 *pll_type, u32 *n, u32 *m) ssb_extif_get_clockcontrol() argument
/kernel/linux/linux-5.10/drivers/clk/rockchip/
H A Dclk-pll.c850 enum rockchip_pll_type pll_type, in rockchip_clk_register_pll()
864 if ((pll_type != pll_rk3328 && num_parents != 2) || in rockchip_clk_register_pll()
865 (pll_type == pll_rk3328 && num_parents != 1)) { in rockchip_clk_register_pll()
882 if (pll_type == pll_rk3328) in rockchip_clk_register_pll()
890 if (pll_type == pll_rk3036 || in rockchip_clk_register_pll()
891 pll_type == pll_rk3066 || in rockchip_clk_register_pll()
892 pll_type == pll_rk3328 || in rockchip_clk_register_pll()
893 pll_type == pll_rk3399) in rockchip_clk_register_pll()
905 if (pll_type == pll_rk3328) in rockchip_clk_register_pll()
940 switch (pll_type) { in rockchip_clk_register_pll()
849 rockchip_clk_register_pll(struct rockchip_clk_provider *ctx, enum rockchip_pll_type pll_type, const char *name, const char *const *parent_names, u8 num_parents, int con_offset, int grf_lock_offset, int lock_shift, int mode_offset, int mode_shift, struct rockchip_pll_rate_table *rate_table, unsigned long flags, u8 clk_pll_flags) rockchip_clk_register_pll() argument
[all...]
H A Dclk.h313 enum rockchip_pll_type pll_type,
/kernel/linux/linux-6.6/drivers/clk/rockchip/
H A Dclk-pll.c1057 enum rockchip_pll_type pll_type, in rockchip_clk_register_pll()
1071 if ((pll_type != pll_rk3328 && num_parents != 2) || in rockchip_clk_register_pll()
1072 (pll_type == pll_rk3328 && num_parents != 1)) { in rockchip_clk_register_pll()
1089 if (pll_type == pll_rk3328) in rockchip_clk_register_pll()
1097 if (pll_type == pll_rk3036 || in rockchip_clk_register_pll()
1098 pll_type == pll_rk3066 || in rockchip_clk_register_pll()
1099 pll_type == pll_rk3328 || in rockchip_clk_register_pll()
1100 pll_type == pll_rk3399 || in rockchip_clk_register_pll()
1101 pll_type == pll_rk3588) in rockchip_clk_register_pll()
1113 if (pll_type in rockchip_clk_register_pll()
1056 rockchip_clk_register_pll(struct rockchip_clk_provider *ctx, enum rockchip_pll_type pll_type, const char *name, const char *const *parent_names, u8 num_parents, int con_offset, int grf_lock_offset, int lock_shift, int mode_offset, int mode_shift, struct rockchip_pll_rate_table *rate_table, unsigned long flags, u8 clk_pll_flags) rockchip_clk_register_pll() argument
[all...]
H A Dclk.h430 enum rockchip_pll_type pll_type,
/kernel/linux/linux-5.10/drivers/clk/x86/
H A Dclk-cgu.h83 enum pll_type { enum
94 enum pll_type type;
113 enum pll_type type;
/kernel/linux/linux-6.6/drivers/clk/x86/
H A Dclk-cgu.h83 enum pll_type { enum
94 enum pll_type type;
113 enum pll_type type;
/kernel/linux/linux-5.10/drivers/media/dvb-frontends/
H A Ddrxd.h18 u8 pll_type; member
/kernel/linux/linux-6.6/drivers/media/dvb-frontends/
H A Ddrxd.h18 u8 pll_type; member
/kernel/linux/linux-5.10/drivers/misc/habanalabs/include/common/
H A Dcpucp_if.h290 __le16 pll_type; member
/kernel/linux/linux-5.10/drivers/media/pci/ngene/
H A Dngene-cards.c753 feconf->pll_type)) { in tuner_attach_dtt7520x()
754 dev_err(pdev, "No pll(%d) found!\n", feconf->pll_type); in tuner_attach_dtt7520x()
1127 .pll_type = DVB_PLL_THOMSON_DTT7520X,
1138 .pll_type = DVB_PLL_THOMSON_DTT7520X,
/kernel/linux/linux-6.6/drivers/media/pci/ngene/
H A Dngene-cards.c753 feconf->pll_type)) { in tuner_attach_dtt7520x()
754 dev_err(pdev, "No pll(%d) found!\n", feconf->pll_type); in tuner_attach_dtt7520x()
1123 .pll_type = DVB_PLL_THOMSON_DTT7520X,
1134 .pll_type = DVB_PLL_THOMSON_DTT7520X,
/kernel/linux/linux-5.10/drivers/clk/
H A Dclk-vt8500.c673 static __init void vtwm_pll_clk_init(struct device_node *node, int pll_type) in vtwm_pll_clk_init() argument
696 pll_clk->type = pll_type; in vtwm_pll_clk_init()
H A Dclk-xgene.c169 static void xgene_pllclk_init(struct device_node *np, enum xgene_pll_type pll_type) in xgene_pllclk_init() argument
184 0, reg, 0, pll_type, &clk_lock, in xgene_pllclk_init()
/kernel/linux/linux-6.6/drivers/clk/
H A Dclk-xgene.c169 static void xgene_pllclk_init(struct device_node *np, enum xgene_pll_type pll_type) in xgene_pllclk_init() argument
184 0, reg, 0, pll_type, &clk_lock, in xgene_pllclk_init()
H A Dclk-vt8500.c673 static __init void vtwm_pll_clk_init(struct device_node *node, int pll_type) in vtwm_pll_clk_init() argument
696 pll_clk->type = pll_type; in vtwm_pll_clk_init()
/kernel/linux/linux-6.6/drivers/accel/habanalabs/include/common/
H A Dcpucp_if.h814 __le16 pll_type; member
/kernel/linux/linux-6.6/drivers/gpu/drm/i915/display/
H A Dintel_tc.c1175 "Port %s: PHY connected: %s (ready: %s, owned: %s, pll_type: %s)\n", in tc_phy_is_connected()
1478 enum icl_port_dpll_id pll_type = ICL_PORT_DPLL_DEFAULT; in tc_port_has_active_links() local
1485 pll_type = intel_ddi_port_pll_type(&dig_port->base, crtc_state); in tc_port_has_active_links()
1489 if (active_links && !tc_phy_is_connected(tc, pll_type)) in tc_port_has_active_links()
/kernel/linux/linux-5.10/drivers/clk/at91/
H A Dsama7g5.c63 enum pll_type { enum
/kernel/linux/linux-6.6/drivers/clk/at91/
H A Dsama7g5.c76 enum pll_type { enum
/kernel/linux/linux-5.10/drivers/media/usb/em28xx/
H A Dem28xx-dvb.c396 .pll_type = DRXD_PLL_NONE,

Completed in 28 milliseconds

12