Home
last modified time | relevance | path

Searched refs:pch_gbe_phy_write_reg_miic (Results 1 - 6 of 6) sorted by relevance

/kernel/linux/linux-5.10/drivers/net/ethernet/oki-semi/pch_gbe/
H A Dpch_gbe_phy.c148 * pch_gbe_phy_write_reg_miic - Write MII control register
156 s32 pch_gbe_phy_write_reg_miic(struct pch_gbe_hw *hw, u32 offset, u16 data) in pch_gbe_phy_write_reg_miic() function
182 pch_gbe_phy_write_reg_miic(hw, PHY_CONTROL, phy_ctrl); in pch_gbe_phy_sw_reset()
192 pch_gbe_phy_write_reg_miic(hw, PHY_CONTROL, PHY_CONTROL_DEFAULT); in pch_gbe_phy_hw_reset()
193 pch_gbe_phy_write_reg_miic(hw, PHY_AUTONEG_ADV, in pch_gbe_phy_hw_reset()
195 pch_gbe_phy_write_reg_miic(hw, PHY_NEXT_PAGE_TX, in pch_gbe_phy_hw_reset()
197 pch_gbe_phy_write_reg_miic(hw, PHY_1000T_CTRL, PHY_1000T_CTRL_DEFAULT); in pch_gbe_phy_hw_reset()
198 pch_gbe_phy_write_reg_miic(hw, PHY_PHYSP_CONTROL, in pch_gbe_phy_hw_reset()
216 pch_gbe_phy_write_reg_miic(hw, PHY_CONTROL, mii_reg); in pch_gbe_phy_power_up()
235 pch_gbe_phy_write_reg_miic(h in pch_gbe_phy_power_down()
[all...]
H A Dpch_gbe_phy.h16 s32 pch_gbe_phy_write_reg_miic(struct pch_gbe_hw *hw, u32 offset, u16 data);
H A Dpch_gbe_ethtool.c117 pch_gbe_phy_write_reg_miic(hw, MII_BMCR, BMCR_RESET); in pch_gbe_set_link_ksettings()
/kernel/linux/linux-6.6/drivers/net/ethernet/oki-semi/pch_gbe/
H A Dpch_gbe_phy.c148 * pch_gbe_phy_write_reg_miic - Write MII control register
156 s32 pch_gbe_phy_write_reg_miic(struct pch_gbe_hw *hw, u32 offset, u16 data) in pch_gbe_phy_write_reg_miic() function
182 pch_gbe_phy_write_reg_miic(hw, PHY_CONTROL, phy_ctrl); in pch_gbe_phy_sw_reset()
192 pch_gbe_phy_write_reg_miic(hw, PHY_CONTROL, PHY_CONTROL_DEFAULT); in pch_gbe_phy_hw_reset()
193 pch_gbe_phy_write_reg_miic(hw, PHY_AUTONEG_ADV, in pch_gbe_phy_hw_reset()
195 pch_gbe_phy_write_reg_miic(hw, PHY_NEXT_PAGE_TX, in pch_gbe_phy_hw_reset()
197 pch_gbe_phy_write_reg_miic(hw, PHY_1000T_CTRL, PHY_1000T_CTRL_DEFAULT); in pch_gbe_phy_hw_reset()
198 pch_gbe_phy_write_reg_miic(hw, PHY_PHYSP_CONTROL, in pch_gbe_phy_hw_reset()
216 pch_gbe_phy_write_reg_miic(hw, PHY_CONTROL, mii_reg); in pch_gbe_phy_power_up()
235 pch_gbe_phy_write_reg_miic(h in pch_gbe_phy_power_down()
[all...]
H A Dpch_gbe_phy.h16 s32 pch_gbe_phy_write_reg_miic(struct pch_gbe_hw *hw, u32 offset, u16 data);
H A Dpch_gbe_ethtool.c119 pch_gbe_phy_write_reg_miic(hw, MII_BMCR, BMCR_RESET); in pch_gbe_set_link_ksettings()

Completed in 4 milliseconds