Home
Sort by
last modified time
|
relevance
|
path
Repository(s)
applications
arkcompiler
base
build
commonlibrary
developtools
device
docs
domains
drivers
foundation
ide
interface
kernel
napi_generator
productdefine
test
third_party
vendor
select all
invert selection
clear
Full Search
Search through all text tokens(words,strings,identifiers,numbers) in index.
Definition
Only finds symbol definitions(where e.g a variable(function,...) is defined).
Symbol
Only finds symbol(e.g. methods classes,function,variables).
File Path
Path of the source file(use "/").If you want just exact path,enclose it in "".Source files end with: .jar/.bz2/.a/.h/.java...
History
History log comments.
Type
Any
Bzip(2)
C
Clojure
C#
C++
ELF
Erlang
Image file
Fortran
Golang
GZIP
Haskell
Jar
Java
Java class
JavaScript
Lisp
Lua
Pascal
Perl
PHP
Plain Text
PL/SQL
Python
Rust
Scala
Shell script
SQL
Tar
Tcl
Troff
UUEncoded
Visual Basic
XML
Zip
Type of analyzer used to filter file types include with selected(e.g. just C sources).
Help
Searched
refs:npei_ctl_status2
(Results
1 - 2
of
2
) sorted by relevance
/kernel/linux/linux-5.10/arch/mips/pci/
H
A
D
pcie-octeon.c
429
union cvmx_npei_ctl_status2
npei_ctl_status2
;
in __cvmx_pcie_rc_initialize_config_space()
local
436
npei_ctl_status2
.u64 = cvmx_read_csr(CVMX_PEXP_NPEI_CTL_STATUS2);
in __cvmx_pcie_rc_initialize_config_space()
438
npei_ctl_status2
.s.mps = MPS_CN5XXX;
in __cvmx_pcie_rc_initialize_config_space()
440
npei_ctl_status2
.s.mrrs = MRRS_CN5XXX;
in __cvmx_pcie_rc_initialize_config_space()
442
npei_ctl_status2
.s.c1_b1_s = 3; /* Port1 BAR1 Size 256MB */
in __cvmx_pcie_rc_initialize_config_space()
444
npei_ctl_status2
.s.c0_b1_s = 3; /* Port0 BAR1 Size 256MB */
in __cvmx_pcie_rc_initialize_config_space()
446
cvmx_write_csr(CVMX_PEXP_NPEI_CTL_STATUS2,
npei_ctl_status2
.u64);
in __cvmx_pcie_rc_initialize_config_space()
/kernel/linux/linux-6.6/arch/mips/pci/
H
A
D
pcie-octeon.c
429
union cvmx_npei_ctl_status2
npei_ctl_status2
;
in __cvmx_pcie_rc_initialize_config_space()
local
436
npei_ctl_status2
.u64 = cvmx_read_csr(CVMX_PEXP_NPEI_CTL_STATUS2);
in __cvmx_pcie_rc_initialize_config_space()
438
npei_ctl_status2
.s.mps = MPS_CN5XXX;
in __cvmx_pcie_rc_initialize_config_space()
440
npei_ctl_status2
.s.mrrs = MRRS_CN5XXX;
in __cvmx_pcie_rc_initialize_config_space()
442
npei_ctl_status2
.s.c1_b1_s = 3; /* Port1 BAR1 Size 256MB */
in __cvmx_pcie_rc_initialize_config_space()
444
npei_ctl_status2
.s.c0_b1_s = 3; /* Port0 BAR1 Size 256MB */
in __cvmx_pcie_rc_initialize_config_space()
446
cvmx_write_csr(CVMX_PEXP_NPEI_CTL_STATUS2,
npei_ctl_status2
.u64);
in __cvmx_pcie_rc_initialize_config_space()
Completed in 6 milliseconds