Home
last modified time | relevance | path

Searched refs:mmVCE_LMI_VCPU_CACHE_40BIT_BAR0 (Results 1 - 6 of 6) sorted by relevance

/kernel/linux/linux-5.10/drivers/gpu/drm/amd/include/asic_reg/vce/
H A Dvce_4_0_offset.h162 #define mmVCE_LMI_VCPU_CACHE_40BIT_BAR0 0x1096 macro
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/include/asic_reg/vce/
H A Dvce_4_0_offset.h162 #define mmVCE_LMI_VCPU_CACHE_40BIT_BAR0 0x1096 macro
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/amdgpu/
H A Dvce_v4_0.c254 mmVCE_LMI_VCPU_CACHE_40BIT_BAR0), tmr_mc_addr >> 8); in vce_v4_0_sriov_start()
261 mmVCE_LMI_VCPU_CACHE_40BIT_BAR0), in vce_v4_0_sriov_start()
620 WREG32(SOC15_REG_OFFSET(VCE, 0, mmVCE_LMI_VCPU_CACHE_40BIT_BAR0), in vce_v4_0_mc_resume()
626 WREG32(SOC15_REG_OFFSET(VCE, 0, mmVCE_LMI_VCPU_CACHE_40BIT_BAR0), in vce_v4_0_mc_resume()
H A Dvce_v3_0.c48 #define mmVCE_LMI_VCPU_CACHE_40BIT_BAR0 0x8616 macro
542 WREG32(mmVCE_LMI_VCPU_CACHE_40BIT_BAR0, (adev->vce.gpu_addr >> 8)); in vce_v3_0_mc_resume()
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/amdgpu/
H A Dvce_v4_0.c255 mmVCE_LMI_VCPU_CACHE_40BIT_BAR0), tmr_mc_addr >> 8); in vce_v4_0_sriov_start()
262 mmVCE_LMI_VCPU_CACHE_40BIT_BAR0), in vce_v4_0_sriov_start()
656 WREG32(SOC15_REG_OFFSET(VCE, 0, mmVCE_LMI_VCPU_CACHE_40BIT_BAR0), in vce_v4_0_mc_resume()
662 WREG32(SOC15_REG_OFFSET(VCE, 0, mmVCE_LMI_VCPU_CACHE_40BIT_BAR0), in vce_v4_0_mc_resume()
H A Dvce_v3_0.c48 #define mmVCE_LMI_VCPU_CACHE_40BIT_BAR0 0x8616 macro
569 WREG32(mmVCE_LMI_VCPU_CACHE_40BIT_BAR0, (adev->vce.gpu_addr >> 8)); in vce_v3_0_mc_resume()

Completed in 7 milliseconds