Searched refs:mmMMSCH_VF_MAILBOX_RESP (Results 1 - 12 of 12) sorted by relevance
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/amdgpu/ |
H A D | mmsch_v2_0.h | 67 #define mmMMSCH_VF_MAILBOX_RESP 0x0013 macro
|
H A D | vcn_v2_0.c | 1807 WREG32_SOC15(UVD, 0, mmMMSCH_VF_MAILBOX_RESP, 0); in vcn_v2_0_start_mmsch() 1824 data = RREG32_SOC15(UVD, 0, mmMMSCH_VF_MAILBOX_RESP); in vcn_v2_0_start_mmsch() 1828 data = RREG32_SOC15(UVD, 0, mmMMSCH_VF_MAILBOX_RESP); in vcn_v2_0_start_mmsch() 1836 "mmMMSCH_VF_MAILBOX_RESP = 0x%08x\n", data); in vcn_v2_0_start_mmsch()
|
H A D | vcn_v2_5.c | 1136 WREG32_SOC15(VCN, 0, mmMMSCH_VF_MAILBOX_RESP, 0); in vcn_v2_5_mmsch_start() 1144 data = RREG32_SOC15(VCN, 0, mmMMSCH_VF_MAILBOX_RESP); in vcn_v2_5_mmsch_start() 1148 data = RREG32_SOC15(VCN, 0, mmMMSCH_VF_MAILBOX_RESP); in vcn_v2_5_mmsch_start() 1156 "failed to init MMSCH, mmMMSCH_VF_MAILBOX_RESP = %x\n", in vcn_v2_5_mmsch_start()
|
H A D | vcn_v3_0.c | 1400 WREG32_SOC15(VCN, 0, mmMMSCH_VF_MAILBOX_RESP, 0); in vcn_v3_0_start_sriov() 1412 resp = RREG32_SOC15(VCN, 0, mmMMSCH_VF_MAILBOX_RESP); in vcn_v3_0_start_sriov() 1420 " waiting for mmMMSCH_VF_MAILBOX_RESP "\ in vcn_v3_0_start_sriov()
|
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/amdgpu/ |
H A D | mmsch_v2_0.h | 67 #define mmMMSCH_VF_MAILBOX_RESP 0x0013 macro
|
H A D | vcn_v2_0.c | 1817 WREG32_SOC15(UVD, 0, mmMMSCH_VF_MAILBOX_RESP, 0); in vcn_v2_0_start_mmsch() 1834 data = RREG32_SOC15(UVD, 0, mmMMSCH_VF_MAILBOX_RESP); in vcn_v2_0_start_mmsch() 1838 data = RREG32_SOC15(UVD, 0, mmMMSCH_VF_MAILBOX_RESP); in vcn_v2_0_start_mmsch() 1846 "mmMMSCH_VF_MAILBOX_RESP = 0x%08x\n", data); in vcn_v2_0_start_mmsch()
|
H A D | vcn_v2_5.c | 1184 WREG32_SOC15(VCN, 0, mmMMSCH_VF_MAILBOX_RESP, 0); in vcn_v2_5_mmsch_start() 1192 data = RREG32_SOC15(VCN, 0, mmMMSCH_VF_MAILBOX_RESP); in vcn_v2_5_mmsch_start() 1196 data = RREG32_SOC15(VCN, 0, mmMMSCH_VF_MAILBOX_RESP); in vcn_v2_5_mmsch_start() 1204 "failed to init MMSCH, mmMMSCH_VF_MAILBOX_RESP = %x\n", in vcn_v2_5_mmsch_start()
|
H A D | vcn_v3_0.c | 1461 WREG32_SOC15(VCN, 0, mmMMSCH_VF_MAILBOX_RESP, 0); in vcn_v3_0_start_sriov() 1473 resp = RREG32_SOC15(VCN, 0, mmMMSCH_VF_MAILBOX_RESP); in vcn_v3_0_start_sriov() 1481 " waiting for mmMMSCH_VF_MAILBOX_RESP "\ in vcn_v3_0_start_sriov()
|
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/include/asic_reg/vcn/ |
H A D | vcn_2_5_offset.h | 37 #define mmMMSCH_VF_MAILBOX_RESP 0x0013 macro
|
H A D | vcn_3_0_0_offset.h | 65 #define mmMMSCH_VF_MAILBOX_RESP 0x0013 macro
|
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/include/asic_reg/vcn/ |
H A D | vcn_2_5_offset.h | 37 #define mmMMSCH_VF_MAILBOX_RESP 0x0013 macro
|
H A D | vcn_3_0_0_offset.h | 65 #define mmMMSCH_VF_MAILBOX_RESP 0x0013 macro
|
Completed in 39 milliseconds