/kernel/linux/linux-5.10/drivers/gpu/drm/radeon/ |
H A D | evergreen_cs.c | 755 struct radeon_bo *mipmap, in evergreen_cs_track_validate_texture() 843 dev_warn(p->dev, "%s:%d mipmap bo base %ld not aligned with %ld\n", in evergreen_cs_track_validate_texture() 862 if (!mipmap) { in evergreen_cs_track_validate_texture() 872 /* check mipmap size */ in evergreen_cs_track_validate_texture() 902 r = evergreen_surface_check(p, &surf, "mipmap"); in evergreen_cs_track_validate_texture() 912 if (moffset > radeon_bo_size(mipmap)) { in evergreen_cs_track_validate_texture() 913 dev_warn(p->dev, "%s:%d mipmap [%d] bo too small (layer size %d, " in evergreen_cs_track_validate_texture() 918 d, radeon_bo_size(mipmap), in evergreen_cs_track_validate_texture() 2348 struct radeon_bo *texture, *mipmap; in evergreen_packet3_check() local 2390 mipmap in evergreen_packet3_check() 753 evergreen_cs_track_validate_texture(struct radeon_cs_parser *p, struct radeon_bo *texture, struct radeon_bo *mipmap, unsigned idx) evergreen_cs_track_validate_texture() argument [all...] |
H A D | r600_cs.c | 1462 * @mipmap: mipmap's bo structure 1465 * the texture and mipmap bo object are big enough to cover this resource. 1469 struct radeon_bo *mipmap, in r600_check_texture_resource() 1600 /* using get ib will give us the offset into the mipmap bo */ in r600_check_texture_resource() 1601 if ((mipmap_size + word3) > radeon_bo_size(mipmap)) { in r600_check_texture_resource() 1602 /*dev_warn(p->dev, "mipmap bo too small (%d %d %d %d %d %d -> %d have %ld)\n", in r600_check_texture_resource() 1952 struct radeon_bo *texture, *mipmap; in r600_packet3_check() local 1978 mipmap = reloc->robj; in r600_packet3_check() 1980 texture, mipmap, in r600_packet3_check() 1467 r600_check_texture_resource(struct radeon_cs_parser *p, u32 idx, struct radeon_bo *texture, struct radeon_bo *mipmap, u64 base_offset, u64 mip_offset, u32 tiling_flags) r600_check_texture_resource() argument [all...] |
/kernel/linux/linux-6.6/drivers/gpu/drm/radeon/ |
H A D | evergreen_cs.c | 754 struct radeon_bo *mipmap, in evergreen_cs_track_validate_texture() 842 dev_warn(p->dev, "%s:%d mipmap bo base %ld not aligned with %ld\n", in evergreen_cs_track_validate_texture() 861 if (!mipmap) { in evergreen_cs_track_validate_texture() 871 /* check mipmap size */ in evergreen_cs_track_validate_texture() 901 r = evergreen_surface_check(p, &surf, "mipmap"); in evergreen_cs_track_validate_texture() 911 if (moffset > radeon_bo_size(mipmap)) { in evergreen_cs_track_validate_texture() 912 dev_warn(p->dev, "%s:%d mipmap [%d] bo too small (layer size %d, " in evergreen_cs_track_validate_texture() 917 d, radeon_bo_size(mipmap), in evergreen_cs_track_validate_texture() 2347 struct radeon_bo *texture, *mipmap; in evergreen_packet3_check() local 2389 mipmap in evergreen_packet3_check() 752 evergreen_cs_track_validate_texture(struct radeon_cs_parser *p, struct radeon_bo *texture, struct radeon_bo *mipmap, unsigned idx) evergreen_cs_track_validate_texture() argument [all...] |
H A D | r600_cs.c | 1461 * @mipmap: mipmap's bo structure 1467 * the texture and mipmap bo object are big enough to cover this resource. 1471 struct radeon_bo *mipmap, in r600_check_texture_resource() 1602 /* using get ib will give us the offset into the mipmap bo */ in r600_check_texture_resource() 1603 if ((mipmap_size + word3) > radeon_bo_size(mipmap)) { in r600_check_texture_resource() 1604 /*dev_warn(p->dev, "mipmap bo too small (%d %d %d %d %d %d -> %d have %ld)\n", in r600_check_texture_resource() 1954 struct radeon_bo *texture, *mipmap; in r600_packet3_check() local 1980 mipmap = reloc->robj; in r600_packet3_check() 1982 texture, mipmap, in r600_packet3_check() 1469 r600_check_texture_resource(struct radeon_cs_parser *p, u32 idx, struct radeon_bo *texture, struct radeon_bo *mipmap, u64 base_offset, u64 mip_offset, u32 tiling_flags) r600_check_texture_resource() argument [all...] |
/kernel/linux/linux-5.10/drivers/gpu/drm/vmwgfx/ |
H A D | vmwgfx_stdu.c | 512 cmd->body.host.mipmap = 0; in vmw_stdu_bo_fifo_commit() 1205 cmd_dma->body.host.mipmap = 0; in vmw_stdu_bo_populate_dma() 1318 cmd_img->body.image.mipmap = 0; in vmw_stdu_bo_populate_update_cpu() 1447 cmd_update->body.image.mipmap = 0; in vmw_stdu_surface_update_proxy()
|
H A D | vmwgfx_kms.c | 168 if (cmd->dma.host.face != 0 || cmd->dma.host.mipmap != 0) { in vmw_kms_cursor_snoop() 169 DRM_ERROR("face and mipmap for cursors should never != 0\n"); in vmw_kms_cursor_snoop() 2533 cmd->body.image.mipmap = 0; in vmw_kms_update_proxy()
|
H A D | vmwgfx_surface.c | 328 body->host.mipmap = cur_offset->mip; in vmw_surface_dma_encode() 1941 cmd2->body.image.mipmap = i - in vmw_surface_dirty_sync()
|
H A D | vmwgfx_binding.c | 600 cmd->body.target.mipmap = 0; in vmw_binding_scrub_render_target()
|
/kernel/linux/linux-6.6/drivers/gpu/drm/vmwgfx/ |
H A D | vmwgfx_stdu.c | 1103 cmd_img->body.image.mipmap = 0; in vmw_stdu_bo_populate_update_cpu() 1220 cmd_update->body.image.mipmap = 0; in vmw_stdu_surface_update_proxy()
|
H A D | vmwgfx_surface.c | 324 body->host.mipmap = cur_offset->mip; in vmw_surface_dma_encode() 1887 cmd2->body.image.mipmap = i - in vmw_surface_dirty_sync()
|
H A D | vmwgfx_kms.c | 389 if (cmd->dma.host.face != 0 || cmd->dma.host.mipmap != 0) { in vmw_kms_cursor_snoop() 390 DRM_ERROR("face and mipmap for cursors should never != 0\n"); in vmw_kms_cursor_snoop() 2788 cmd->body.image.mipmap = 0; in vmw_kms_update_proxy()
|
H A D | vmwgfx_binding.c | 623 cmd->body.target.mipmap = 0; in vmw_binding_scrub_render_target()
|
/kernel/linux/linux-5.10/drivers/gpu/drm/vmwgfx/device_include/ |
H A D | svga3d_types.h | 1862 * is a surface ID as well as face/mipmap indices. 1869 uint32 mipmap; member
|
/kernel/linux/linux-6.6/drivers/gpu/drm/vmwgfx/device_include/ |
H A D | svga3d_types.h | 1451 uint32 mipmap; member
|