Searched refs:error_reg2 (Results 1 - 2 of 2) sorted by relevance
| /kernel/linux/linux-5.10/drivers/net/ethernet/toshiba/ |
| H A D | spider_net.c | 1349 u32 error_reg1, u32 error_reg2) in spider_net_handle_error_irq()
1360 /* let error_reg1 and error_reg2 evaluation decide, what to do in spider_net_handle_error_irq()
1519 if (error_reg2) in spider_net_handle_error_irq()
1521 if (error_reg2 & (1<<i)) in spider_net_handle_error_irq()
1556 status_reg, error_reg1, error_reg2); in spider_net_handle_error_irq()
1560 spider_net_write_reg(card, SPIDER_NET_GHIINT2STS, error_reg2); in spider_net_handle_error_irq()
1579 u32 status_reg, error_reg1, error_reg2; in spider_net_interrupt() local
1583 error_reg2 = spider_net_read_reg(card, SPIDER_NET_GHIINT2STS); in spider_net_interrupt()
1587 !(error_reg2 & SPIDER_NET_INT2_MASK_VALUE)) in spider_net_interrupt()
1603 error_reg1, error_reg2); in spider_net_interrupt()
1348 spider_net_handle_error_irq(struct spider_net_card *card, u32 status_reg, u32 error_reg1, u32 error_reg2) spider_net_handle_error_irq() argument
[all...] |
| /kernel/linux/linux-6.6/drivers/net/ethernet/toshiba/ |
| H A D | spider_net.c | 1358 * @error_reg2: interrupt status register 2 (GHIINT2STS)
1365 u32 error_reg1, u32 error_reg2) in spider_net_handle_error_irq()
1376 /* let error_reg1 and error_reg2 evaluation decide, what to do in spider_net_handle_error_irq()
1537 if (error_reg2) in spider_net_handle_error_irq()
1539 if (error_reg2 & (1<<i)) in spider_net_handle_error_irq()
1574 status_reg, error_reg1, error_reg2); in spider_net_handle_error_irq()
1578 spider_net_write_reg(card, SPIDER_NET_GHIINT2STS, error_reg2); in spider_net_handle_error_irq()
1597 u32 status_reg, error_reg1, error_reg2; in spider_net_interrupt() local
1601 error_reg2 = spider_net_read_reg(card, SPIDER_NET_GHIINT2STS); in spider_net_interrupt()
1605 !(error_reg2 in spider_net_interrupt()
1364 spider_net_handle_error_irq(struct spider_net_card *card, u32 status_reg, u32 error_reg1, u32 error_reg2) spider_net_handle_error_irq() argument
[all...] |
Completed in 5 milliseconds