Home
last modified time | relevance | path

Searched refs:dly (Results 1 - 13 of 13) sorted by relevance

/kernel/linux/linux-6.6/drivers/gpu/drm/rockchip/
H A Drockchip_vop2_reg.c155 .dly = { 20, 47, 41 },
168 .dly = { 20, 47, 41 },
181 .dly = { 20, 47, 41 },
194 .dly = { 20, 47, 41 },
207 .dly = { 0, 27, 21 },
223 .dly = { 0, 27, 21 },
H A Drockchip_drm_vop2.c1992 u32 dly; in vop2_setup_dly_for_windows() local
1995 dly = win->delay; in vop2_setup_dly_for_windows()
1999 cdly |= FIELD_PREP(RK3568_CLUSTER_DLY_NUM__CLUSTER0_0, dly); in vop2_setup_dly_for_windows()
2000 cdly |= FIELD_PREP(RK3568_CLUSTER_DLY_NUM__CLUSTER0_1, dly); in vop2_setup_dly_for_windows()
2003 cdly |= FIELD_PREP(RK3568_CLUSTER_DLY_NUM__CLUSTER1_0, dly); in vop2_setup_dly_for_windows()
2004 cdly |= FIELD_PREP(RK3568_CLUSTER_DLY_NUM__CLUSTER1_1, dly); in vop2_setup_dly_for_windows()
2007 sdly |= FIELD_PREP(RK3568_SMART_DLY_NUM__ESMART0, dly); in vop2_setup_dly_for_windows()
2010 sdly |= FIELD_PREP(RK3568_SMART_DLY_NUM__ESMART1, dly); in vop2_setup_dly_for_windows()
2013 sdly |= FIELD_PREP(RK3568_SMART_DLY_NUM__SMART0, dly); in vop2_setup_dly_for_windows()
2016 sdly |= FIELD_PREP(RK3568_SMART_DLY_NUM__SMART1, dly); in vop2_setup_dly_for_windows()
[all...]
H A Drockchip_drm_vop2.h127 const u8 dly[VOP2_DLY_MODE_MAX]; member
/kernel/linux/linux-5.10/drivers/input/keyboard/
H A Dtegra-kbc.c252 unsigned long dly; in tegra_kbc_keypress_timer() local
260 dly = (val == 1) ? kbc->repoll_dly : 1; in tegra_kbc_keypress_timer()
261 mod_timer(&kbc->timer, jiffies + msecs_to_jiffies(dly)); in tegra_kbc_keypress_timer()
/kernel/linux/linux-6.6/drivers/input/keyboard/
H A Dtegra-kbc.c252 unsigned long dly; in tegra_kbc_keypress_timer() local
260 dly = (val == 1) ? kbc->repoll_dly : 1; in tegra_kbc_keypress_timer()
261 mod_timer(&kbc->timer, jiffies + msecs_to_jiffies(dly)); in tegra_kbc_keypress_timer()
/kernel/linux/linux-5.10/drivers/mmc/host/
H A Dmeson-gx-mmc.c514 unsigned int val, dly, max_dly, i; in meson_mmc_resampling_tuning() local
526 dly = FIELD_GET(ADJUST_ADJ_DELAY_MASK, val) + 1; in meson_mmc_resampling_tuning()
528 dly = 0; in meson_mmc_resampling_tuning()
532 val |= FIELD_PREP(ADJUST_ADJ_DELAY_MASK, (dly + i) % max_dly); in meson_mmc_resampling_tuning()
538 (dly + i) % max_dly); in meson_mmc_resampling_tuning()
H A Dsdhci-pci-core.c1057 u32 dly; in glk_rpm_retune_wa() local
1079 dly = FIELD_PREP(GLK_DLY, FIELD_GET(GLK_PATH_PLL, glk_rx_ctrl1) + in glk_rpm_retune_wa()
1081 if (dly == FIELD_GET(GLK_DLY, glk_rx_ctrl1)) in glk_rpm_retune_wa()
1084 glk_rx_ctrl1 = (glk_rx_ctrl1 & ~GLK_DLY) | dly; in glk_rpm_retune_wa()
/kernel/linux/linux-6.6/drivers/mmc/host/
H A Dmeson-gx-mmc.c529 unsigned int val, dly, max_dly, i; in meson_mmc_resampling_tuning() local
541 dly = FIELD_GET(ADJUST_ADJ_DELAY_MASK, val) + 1; in meson_mmc_resampling_tuning()
543 dly = 0; in meson_mmc_resampling_tuning()
547 val |= FIELD_PREP(ADJUST_ADJ_DELAY_MASK, (dly + i) % max_dly); in meson_mmc_resampling_tuning()
553 (dly + i) % max_dly); in meson_mmc_resampling_tuning()
H A Dsdhci-pci-core.c999 u32 dly; in glk_rpm_retune_wa() local
1021 dly = FIELD_PREP(GLK_DLY, FIELD_GET(GLK_PATH_PLL, glk_rx_ctrl1) + in glk_rpm_retune_wa()
1023 if (dly == FIELD_GET(GLK_DLY, glk_rx_ctrl1)) in glk_rpm_retune_wa()
1026 glk_rx_ctrl1 = (glk_rx_ctrl1 & ~GLK_DLY) | dly; in glk_rpm_retune_wa()
/kernel/linux/linux-5.10/drivers/soc/mediatek/
H A Dmtk-pmic-wrap.c1325 signed char dly[16] = { in pwrap_init_sidly() local
1339 if (dly[pass] < 0) { in pwrap_init_sidly()
1345 pwrap_writel(wrp, dly[pass], PWRAP_SIDLY); in pwrap_init_sidly()
/kernel/linux/linux-6.6/drivers/soc/mediatek/
H A Dmtk-pmic-wrap.c1650 signed char dly[16] = { in pwrap_init_sidly() local
1664 if (dly[pass] < 0) { in pwrap_init_sidly()
1670 pwrap_writel(wrp, dly[pass], PWRAP_SIDLY); in pwrap_init_sidly()
/kernel/linux/linux-5.10/drivers/crypto/qat/qat_common/
H A Dqat_hal.c1200 const unsigned short gprnum = 0, dly = num_inst * 0x5; in qat_hal_put_rel_wr_xfer() local
1238 code_off, dly, NULL); in qat_hal_put_rel_wr_xfer()
/kernel/linux/linux-6.6/drivers/crypto/intel/qat/qat_common/
H A Dqat_hal.c1384 const unsigned short gprnum = 0, dly = num_inst * 0x5; in qat_hal_put_rel_wr_xfer() local
1422 code_off, dly, NULL); in qat_hal_put_rel_wr_xfer()

Completed in 37 milliseconds