Home
last modified time | relevance | path

Searched refs:div_offset (Results 1 - 15 of 15) sorted by relevance

/kernel/linux/linux-5.10/drivers/gpu/drm/sun4i/
H A Dsun4i_hdmi_tmds_clk.c18 u8 div_offset; member
29 u8 div_offset, in sun4i_tmds_calc_divider()
37 for (m = div_offset ?: 1; m < (16 + div_offset); m++) { in sun4i_tmds_calc_divider()
88 for (j = tmds->div_offset ?: 1; in sun4i_tmds_determine_rate()
89 j < (16 + tmds->div_offset); j++) { in sun4i_tmds_determine_rate()
136 reg = ((reg >> 4) & 0xf) + tmds->div_offset; in sun4i_tmds_recalc_rate()
151 sun4i_tmds_calc_divider(rate, parent_rate, tmds->div_offset, in sun4i_tmds_set_rate()
162 writel(reg | SUN4I_HDMI_PLL_CTRL_DIV(div - tmds->div_offset), in sun4i_tmds_set_rate()
229 tmds->div_offset in sun4i_tmds_create()
27 sun4i_tmds_calc_divider(unsigned long rate, unsigned long parent_rate, u8 div_offset, u8 *div, bool *half) sun4i_tmds_calc_divider() argument
[all...]
/kernel/linux/linux-6.6/drivers/gpu/drm/sun4i/
H A Dsun4i_hdmi_tmds_clk.c18 u8 div_offset; member
29 u8 div_offset, in sun4i_tmds_calc_divider()
37 for (m = div_offset ?: 1; m < (16 + div_offset); m++) { in sun4i_tmds_calc_divider()
88 for (j = tmds->div_offset ?: 1; in sun4i_tmds_determine_rate()
89 j < (16 + tmds->div_offset); j++) { in sun4i_tmds_determine_rate()
136 reg = ((reg >> 4) & 0xf) + tmds->div_offset; in sun4i_tmds_recalc_rate()
151 sun4i_tmds_calc_divider(rate, parent_rate, tmds->div_offset, in sun4i_tmds_set_rate()
162 writel(reg | SUN4I_HDMI_PLL_CTRL_DIV(div - tmds->div_offset), in sun4i_tmds_set_rate()
229 tmds->div_offset in sun4i_tmds_create()
27 sun4i_tmds_calc_divider(unsigned long rate, unsigned long parent_rate, u8 div_offset, u8 *div, bool *half) sun4i_tmds_calc_divider() argument
[all...]
/kernel/linux/linux-5.10/drivers/clk/tegra/
H A Dclk-tegra-audio.c68 u8 div_offset; member
79 .div_offset = _offset,\
239 0, 0, data->div_offset, 1, 0, in tegra_audio_clk_init()
/kernel/linux/linux-6.6/drivers/clk/tegra/
H A Dclk-tegra-audio.c68 u8 div_offset; member
79 .div_offset = _offset,\
239 0, 0, data->div_offset, 1, 0, in tegra_audio_clk_init()
/kernel/linux/linux-5.10/drivers/clk/
H A Dclk-si570.c56 * @div_offset: Rgister offset for dividers
68 unsigned int div_offset; member
101 err = regmap_bulk_read(data->regmap, SI570_REG_HS_N1 + data->div_offset, in si570_get_divs()
171 data->div_offset, reg, ARRAY_SIZE(reg)); in si570_update_rfreq()
292 regmap_write(data->regmap, SI570_REG_HS_N1 + data->div_offset, in si570_set_frequency()
426 data->div_offset = SI570_DIV_OFFSET_7PPM; in si570_probe()
/kernel/linux/linux-6.6/drivers/clk/
H A Dclk-si570.c56 * @div_offset: Rgister offset for dividers
68 unsigned int div_offset; member
101 err = regmap_bulk_read(data->regmap, SI570_REG_HS_N1 + data->div_offset, in si570_get_divs()
175 data->div_offset, reg, ARRAY_SIZE(reg)); in si570_update_rfreq()
296 regmap_write(data->regmap, SI570_REG_HS_N1 + data->div_offset, in si570_set_frequency()
440 data->div_offset = SI570_DIV_OFFSET_7PPM; in si570_probe()
/kernel/linux/linux-5.10/drivers/clk/socfpga/
H A Dstratix10-clk.h56 u8 div_offset; member
H A Dclk-gate-s10.c93 socfpga_clk->shift = clks->div_offset; in s10_register_gate()
/kernel/linux/linux-5.10/drivers/clk/rockchip/
H A Dclk.c41 int div_offset, u8 div_shift, u8 div_width, u8 div_flags, in rockchip_clk_register_branch()
90 if (div_offset) in rockchip_clk_register_branch()
91 div->reg = base + div_offset; in rockchip_clk_register_branch()
517 list->div_offset, list->div_shift, list->div_width, in rockchip_clk_register_branches()
37 rockchip_clk_register_branch(const char *name, const char *const *parent_names, u8 num_parents, void __iomem *base, int muxdiv_offset, u8 mux_shift, u8 mux_width, u8 mux_flags, int div_offset, u8 div_shift, u8 div_width, u8 div_flags, struct clk_div_table *div_table, int gate_offset, u8 gate_shift, u8 gate_flags, unsigned long flags, spinlock_t *lock) rockchip_clk_register_branch() argument
H A Dclk.h414 int div_offset; member
459 .div_offset = do, \
/kernel/linux/linux-6.6/drivers/clk/rockchip/
H A Dclk.c43 int div_offset, u8 div_shift, u8 div_width, u8 div_flags, in rockchip_clk_register_branch()
93 if (div_offset) in rockchip_clk_register_branch()
94 div->reg = base + div_offset; in rockchip_clk_register_branch()
518 list->mux_table, list->div_offset, in rockchip_clk_register_branches()
38 rockchip_clk_register_branch(const char *name, const char *const *parent_names, u8 num_parents, void __iomem *base, int muxdiv_offset, u8 mux_shift, u8 mux_width, u8 mux_flags, u32 *mux_table, int div_offset, u8 div_shift, u8 div_width, u8 div_flags, struct clk_div_table *div_table, int gate_offset, u8 gate_shift, u8 gate_flags, unsigned long flags, spinlock_t *lock) rockchip_clk_register_branch() argument
H A Dclk.h539 int div_offset; member
584 .div_offset = do, \
/kernel/linux/linux-6.6/drivers/clk/socfpga/
H A Dstratix10-clk.h69 u8 div_offset; member
H A Dclk-gate-s10.c153 socfpga_clk->shift = clks->div_offset; in s10_register_gate()
211 socfpga_clk->shift = clks->div_offset; in agilex_register_gate()
/kernel/linux/linux-5.10/drivers/clk/sirf/
H A Dclk-atlas7.c249 u32 div_offset; member
656 /* div_name, parent_name, gate_name, clk_flag, divider_flag, gate_flag, div_offset, shift, wdith, gate_offset, bit_enable, lock */
1645 div->parent_name, div->divider_flags, sirfsoc_clk_vbase + div->div_offset, in atlas7_clk_init()

Completed in 12 milliseconds