Home
last modified time | relevance | path

Searched refs:dce_mi (Results 1 - 20 of 20) sorted by relevance

/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dce/
H A Ddce_mem_input.c31 dce_mi->base.ctx
33 dce_mi->regs->reg
37 dce_mi->shifts->field_name, dce_mi->masks->field_name
139 struct dce_mem_input *dce_mi = TO_DCE_MEM_INPUT(mi); in dce_mi_program_pte_vm() local
164 struct dce_mem_input *dce_mi, in program_urgency_watermark()
179 struct dce_mem_input *dce_mi, in dce60_program_urgency_watermark()
194 struct dce_mem_input *dce_mi, in dce120_program_urgency_watermark()
214 struct dce_mem_input *dce_mi, in dce60_program_nbp_watermark()
232 struct dce_mem_input *dce_mi, in program_nbp_watermark()
163 program_urgency_watermark( struct dce_mem_input *dce_mi, uint32_t wm_select, uint32_t urgency_low_wm, uint32_t urgency_high_wm) program_urgency_watermark() argument
178 dce60_program_urgency_watermark( struct dce_mem_input *dce_mi, uint32_t wm_select, uint32_t urgency_low_wm, uint32_t urgency_high_wm) dce60_program_urgency_watermark() argument
193 dce120_program_urgency_watermark( struct dce_mem_input *dce_mi, uint32_t wm_select, uint32_t urgency_low_wm, uint32_t urgency_high_wm) dce120_program_urgency_watermark() argument
213 dce60_program_nbp_watermark( struct dce_mem_input *dce_mi, uint32_t wm_select, uint32_t nbp_wm) dce60_program_nbp_watermark() argument
231 program_nbp_watermark( struct dce_mem_input *dce_mi, uint32_t wm_select, uint32_t nbp_wm) program_nbp_watermark() argument
264 dce60_program_stutter_watermark( struct dce_mem_input *dce_mi, uint32_t wm_select, uint32_t stutter_mark) dce60_program_stutter_watermark() argument
277 dce120_program_stutter_watermark( struct dce_mem_input *dce_mi, uint32_t wm_select, uint32_t stutter_mark, uint32_t stutter_entry) dce120_program_stutter_watermark() argument
296 program_stutter_watermark( struct dce_mem_input *dce_mi, uint32_t wm_select, uint32_t stutter_mark) program_stutter_watermark() argument
320 struct dce_mem_input *dce_mi = TO_DCE_MEM_INPUT(mi); dce_mi_program_display_marks() local
347 struct dce_mem_input *dce_mi = TO_DCE_MEM_INPUT(mi); dce60_mi_program_display_marks() local
373 struct dce_mem_input *dce_mi = TO_DCE_MEM_INPUT(mi); dce112_mi_program_display_marks() local
406 struct dce_mem_input *dce_mi = TO_DCE_MEM_INPUT(mi); dce120_mi_program_display_marks() local
432 program_tiling( struct dce_mem_input *dce_mi, const union dc_tiling_info *info) program_tiling() argument
485 program_size_and_rotation( struct dce_mem_input *dce_mi, enum dc_rotation_angle rotation, const struct plane_size *plane_size) program_size_and_rotation() argument
527 dce60_program_size( struct dce_mem_input *dce_mi, enum dc_rotation_angle rotation, const struct plane_size *plane_size) dce60_program_size() argument
556 program_grph_pixel_format( struct dce_mem_input *dce_mi, enum surface_pixel_format format) program_grph_pixel_format() argument
637 struct dce_mem_input *dce_mi = TO_DCE_MEM_INPUT(mi); dce_mi_program_surface_config() local
658 struct dce_mem_input *dce_mi = TO_DCE_MEM_INPUT(mi); dce60_mi_program_surface_config() local
723 struct dce_mem_input *dce_mi = TO_DCE_MEM_INPUT(mi); dce_mi_allocate_dmif() local
767 struct dce_mem_input *dce_mi = TO_DCE_MEM_INPUT(mi); dce_mi_free_dmif() local
794 program_sec_addr( struct dce_mem_input *dce_mi, PHYSICAL_ADDRESS_LOC address) program_sec_addr() argument
808 program_pri_addr( struct dce_mem_input *dce_mi, PHYSICAL_ADDRESS_LOC address) program_pri_addr() argument
825 struct dce_mem_input *dce_mi = TO_DCE_MEM_INPUT(mem_input); dce_mi_is_flip_pending() local
841 struct dce_mem_input *dce_mi = TO_DCE_MEM_INPUT(mem_input); dce_mi_program_surface_flip_and_addr() local
928 dce_mem_input_construct( struct dce_mem_input *dce_mi, struct dc_context *ctx, int inst, const struct dce_mem_input_registers *regs, const struct dce_mem_input_shift *mi_shift, const struct dce_mem_input_mask *mi_mask) dce_mem_input_construct() argument
947 dce60_mem_input_construct( struct dce_mem_input *dce_mi, struct dc_context *ctx, int inst, const struct dce_mem_input_registers *regs, const struct dce_mem_input_shift *mi_shift, const struct dce_mem_input_mask *mi_mask) dce60_mem_input_construct() argument
960 dce112_mem_input_construct( struct dce_mem_input *dce_mi, struct dc_context *ctx, int inst, const struct dce_mem_input_registers *regs, const struct dce_mem_input_shift *mi_shift, const struct dce_mem_input_mask *mi_mask) dce112_mem_input_construct() argument
972 dce120_mem_input_construct( struct dce_mem_input *dce_mi, struct dc_context *ctx, int inst, const struct dce_mem_input_registers *regs, const struct dce_mem_input_shift *mi_shift, const struct dce_mem_input_mask *mi_mask) dce120_mem_input_construct() argument
[all...]
H A Ddce_mem_input.h434 struct dce_mem_input *dce_mi,
443 struct dce_mem_input *dce_mi,
452 struct dce_mem_input *dce_mi,
460 struct dce_mem_input *dce_mi,
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dce/
H A Ddce_mem_input.c31 dce_mi->base.ctx
33 dce_mi->regs->reg
37 dce_mi->shifts->field_name, dce_mi->masks->field_name
139 struct dce_mem_input *dce_mi = TO_DCE_MEM_INPUT(mi); in dce_mi_program_pte_vm() local
164 struct dce_mem_input *dce_mi, in program_urgency_watermark()
179 struct dce_mem_input *dce_mi, in dce60_program_urgency_watermark()
194 struct dce_mem_input *dce_mi, in dce120_program_urgency_watermark()
214 struct dce_mem_input *dce_mi, in dce60_program_nbp_watermark()
232 struct dce_mem_input *dce_mi, in program_nbp_watermark()
163 program_urgency_watermark( struct dce_mem_input *dce_mi, uint32_t wm_select, uint32_t urgency_low_wm, uint32_t urgency_high_wm) program_urgency_watermark() argument
178 dce60_program_urgency_watermark( struct dce_mem_input *dce_mi, uint32_t wm_select, uint32_t urgency_low_wm, uint32_t urgency_high_wm) dce60_program_urgency_watermark() argument
193 dce120_program_urgency_watermark( struct dce_mem_input *dce_mi, uint32_t wm_select, uint32_t urgency_low_wm, uint32_t urgency_high_wm) dce120_program_urgency_watermark() argument
213 dce60_program_nbp_watermark( struct dce_mem_input *dce_mi, uint32_t wm_select, uint32_t nbp_wm) dce60_program_nbp_watermark() argument
231 program_nbp_watermark( struct dce_mem_input *dce_mi, uint32_t wm_select, uint32_t nbp_wm) program_nbp_watermark() argument
264 dce60_program_stutter_watermark( struct dce_mem_input *dce_mi, uint32_t wm_select, uint32_t stutter_mark) dce60_program_stutter_watermark() argument
277 dce120_program_stutter_watermark( struct dce_mem_input *dce_mi, uint32_t wm_select, uint32_t stutter_mark, uint32_t stutter_entry) dce120_program_stutter_watermark() argument
296 program_stutter_watermark( struct dce_mem_input *dce_mi, uint32_t wm_select, uint32_t stutter_mark) program_stutter_watermark() argument
320 struct dce_mem_input *dce_mi = TO_DCE_MEM_INPUT(mi); dce_mi_program_display_marks() local
347 struct dce_mem_input *dce_mi = TO_DCE_MEM_INPUT(mi); dce60_mi_program_display_marks() local
373 struct dce_mem_input *dce_mi = TO_DCE_MEM_INPUT(mi); dce112_mi_program_display_marks() local
406 struct dce_mem_input *dce_mi = TO_DCE_MEM_INPUT(mi); dce120_mi_program_display_marks() local
432 program_tiling( struct dce_mem_input *dce_mi, const union dc_tiling_info *info) program_tiling() argument
485 program_size_and_rotation( struct dce_mem_input *dce_mi, enum dc_rotation_angle rotation, const struct plane_size *plane_size) program_size_and_rotation() argument
527 dce60_program_size( struct dce_mem_input *dce_mi, enum dc_rotation_angle rotation, const struct plane_size *plane_size) dce60_program_size() argument
556 program_grph_pixel_format( struct dce_mem_input *dce_mi, enum surface_pixel_format format) program_grph_pixel_format() argument
639 struct dce_mem_input *dce_mi = TO_DCE_MEM_INPUT(mi); dce_mi_program_surface_config() local
660 struct dce_mem_input *dce_mi = TO_DCE_MEM_INPUT(mi); dce60_mi_program_surface_config() local
725 struct dce_mem_input *dce_mi = TO_DCE_MEM_INPUT(mi); dce_mi_allocate_dmif() local
769 struct dce_mem_input *dce_mi = TO_DCE_MEM_INPUT(mi); dce_mi_free_dmif() local
796 program_sec_addr( struct dce_mem_input *dce_mi, PHYSICAL_ADDRESS_LOC address) program_sec_addr() argument
810 program_pri_addr( struct dce_mem_input *dce_mi, PHYSICAL_ADDRESS_LOC address) program_pri_addr() argument
827 struct dce_mem_input *dce_mi = TO_DCE_MEM_INPUT(mem_input); dce_mi_is_flip_pending() local
843 struct dce_mem_input *dce_mi = TO_DCE_MEM_INPUT(mem_input); dce_mi_program_surface_flip_and_addr() local
930 dce_mem_input_construct( struct dce_mem_input *dce_mi, struct dc_context *ctx, int inst, const struct dce_mem_input_registers *regs, const struct dce_mem_input_shift *mi_shift, const struct dce_mem_input_mask *mi_mask) dce_mem_input_construct() argument
949 dce60_mem_input_construct( struct dce_mem_input *dce_mi, struct dc_context *ctx, int inst, const struct dce_mem_input_registers *regs, const struct dce_mem_input_shift *mi_shift, const struct dce_mem_input_mask *mi_mask) dce60_mem_input_construct() argument
962 dce112_mem_input_construct( struct dce_mem_input *dce_mi, struct dc_context *ctx, int inst, const struct dce_mem_input_registers *regs, const struct dce_mem_input_shift *mi_shift, const struct dce_mem_input_mask *mi_mask) dce112_mem_input_construct() argument
974 dce120_mem_input_construct( struct dce_mem_input *dce_mi, struct dc_context *ctx, int inst, const struct dce_mem_input_registers *regs, const struct dce_mem_input_shift *mi_shift, const struct dce_mem_input_mask *mi_mask) dce120_mem_input_construct() argument
[all...]
H A Ddce_mem_input.h433 struct dce_mem_input *dce_mi,
442 struct dce_mem_input *dce_mi,
451 struct dce_mem_input *dce_mi,
459 struct dce_mem_input *dce_mi,
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dce110/
H A Ddce110_mem_input_v.h32 struct dce_mem_input *dce_mi,
H A Ddce110_resource.c615 struct dce_mem_input *dce_mi = kzalloc(sizeof(struct dce_mem_input), in dce110_mem_input_create() local
618 if (!dce_mi) { in dce110_mem_input_create()
623 dce_mem_input_construct(dce_mi, ctx, inst, &mi_regs[inst], &mi_shifts, &mi_masks); in dce110_mem_input_create()
624 dce_mi->wa.single_head_rdreq_dmif_limit = 3; in dce110_mem_input_create()
625 return &dce_mi->base; in dce110_mem_input_create()
H A Ddce110_mem_input_v.c1035 struct dce_mem_input *dce_mi, in dce110_mem_input_v_construct()
1038 dce_mi->base.funcs = &dce110_mem_input_v_funcs; in dce110_mem_input_v_construct()
1039 dce_mi->base.ctx = ctx; in dce110_mem_input_v_construct()
1034 dce110_mem_input_v_construct( struct dce_mem_input *dce_mi, struct dc_context *ctx) dce110_mem_input_v_construct() argument
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dce110/
H A Ddce110_mem_input_v.h32 struct dce_mem_input *dce_mi,
H A Ddce110_resource.c607 struct dce_mem_input *dce_mi = kzalloc(sizeof(struct dce_mem_input), in dce110_mem_input_create() local
610 if (!dce_mi) { in dce110_mem_input_create()
615 dce_mem_input_construct(dce_mi, ctx, inst, &mi_regs[inst], &mi_shifts, &mi_masks); in dce110_mem_input_create()
616 dce_mi->wa.single_head_rdreq_dmif_limit = 3; in dce110_mem_input_create()
617 return &dce_mi->base; in dce110_mem_input_create()
H A Ddce110_mem_input_v.c1037 struct dce_mem_input *dce_mi, in dce110_mem_input_v_construct()
1040 dce_mi->base.funcs = &dce110_mem_input_v_funcs; in dce110_mem_input_v_construct()
1041 dce_mi->base.ctx = ctx; in dce110_mem_input_v_construct()
1036 dce110_mem_input_v_construct( struct dce_mem_input *dce_mi, struct dc_context *ctx) dce110_mem_input_v_construct() argument
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dce100/
H A Ddce100_resource.c565 struct dce_mem_input *dce_mi = kzalloc(sizeof(struct dce_mem_input), in dce100_mem_input_create() local
568 if (!dce_mi) { in dce100_mem_input_create()
573 dce_mem_input_construct(dce_mi, ctx, inst, &mi_regs[inst], &mi_shifts, &mi_masks); in dce100_mem_input_create()
574 dce_mi->wa.single_head_rdreq_dmif_limit = 2; in dce100_mem_input_create()
575 return &dce_mi->base; in dce100_mem_input_create()
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dce100/
H A Ddce100_resource.c562 struct dce_mem_input *dce_mi = kzalloc(sizeof(struct dce_mem_input), in dce100_mem_input_create() local
565 if (!dce_mi) { in dce100_mem_input_create()
570 dce_mem_input_construct(dce_mi, ctx, inst, &mi_regs[inst], &mi_shifts, &mi_masks); in dce100_mem_input_create()
571 dce_mi->wa.single_head_rdreq_dmif_limit = 2; in dce100_mem_input_create()
572 return &dce_mi->base; in dce100_mem_input_create()
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dce80/
H A Ddce80_resource.c680 struct dce_mem_input *dce_mi = kzalloc(sizeof(struct dce_mem_input), in dce80_mem_input_create() local
683 if (!dce_mi) { in dce80_mem_input_create()
688 dce_mem_input_construct(dce_mi, ctx, inst, &mi_regs[inst], &mi_shifts, &mi_masks); in dce80_mem_input_create()
689 dce_mi->wa.single_head_rdreq_dmif_limit = 2; in dce80_mem_input_create()
690 return &dce_mi->base; in dce80_mem_input_create()
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dce60/
H A Ddce60_resource.c675 struct dce_mem_input *dce_mi = kzalloc(sizeof(struct dce_mem_input), in dce60_mem_input_create() local
678 if (!dce_mi) { in dce60_mem_input_create()
683 dce60_mem_input_construct(dce_mi, ctx, inst, &mi_regs[inst], &mi_shifts, &mi_masks); in dce60_mem_input_create()
684 dce_mi->wa.single_head_rdreq_dmif_limit = 2; in dce60_mem_input_create()
685 return &dce_mi->base; in dce60_mem_input_create()
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dce60/
H A Ddce60_resource.c670 struct dce_mem_input *dce_mi = kzalloc(sizeof(struct dce_mem_input), in dce60_mem_input_create() local
673 if (!dce_mi) { in dce60_mem_input_create()
678 dce60_mem_input_construct(dce_mi, ctx, inst, &mi_regs[inst], &mi_shifts, &mi_masks); in dce60_mem_input_create()
679 dce_mi->wa.single_head_rdreq_dmif_limit = 2; in dce60_mem_input_create()
680 return &dce_mi->base; in dce60_mem_input_create()
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dce80/
H A Ddce80_resource.c677 struct dce_mem_input *dce_mi = kzalloc(sizeof(struct dce_mem_input), in dce80_mem_input_create() local
680 if (!dce_mi) { in dce80_mem_input_create()
685 dce_mem_input_construct(dce_mi, ctx, inst, &mi_regs[inst], &mi_shifts, &mi_masks); in dce80_mem_input_create()
686 dce_mi->wa.single_head_rdreq_dmif_limit = 2; in dce80_mem_input_create()
687 return &dce_mi->base; in dce80_mem_input_create()
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dce112/
H A Ddce112_resource.c582 struct dce_mem_input *dce_mi = kzalloc(sizeof(struct dce_mem_input), in dce112_mem_input_create() local
585 if (!dce_mi) { in dce112_mem_input_create()
590 dce112_mem_input_construct(dce_mi, ctx, inst, &mi_regs[inst], &mi_shifts, &mi_masks); in dce112_mem_input_create()
591 return &dce_mi->base; in dce112_mem_input_create()
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dce120/
H A Ddce120_resource.c874 struct dce_mem_input *dce_mi = kzalloc(sizeof(struct dce_mem_input), in dce120_mem_input_create() local
877 if (!dce_mi) { in dce120_mem_input_create()
882 dce120_mem_input_construct(dce_mi, ctx, inst, &mi_regs[inst], &mi_shifts, &mi_masks); in dce120_mem_input_create()
883 return &dce_mi->base; in dce120_mem_input_create()
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dce120/
H A Ddce120_resource.c867 struct dce_mem_input *dce_mi = kzalloc(sizeof(struct dce_mem_input), in dce120_mem_input_create() local
870 if (!dce_mi) { in dce120_mem_input_create()
875 dce120_mem_input_construct(dce_mi, ctx, inst, &mi_regs[inst], &mi_shifts, &mi_masks); in dce120_mem_input_create()
876 return &dce_mi->base; in dce120_mem_input_create()
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dce112/
H A Ddce112_resource.c579 struct dce_mem_input *dce_mi = kzalloc(sizeof(struct dce_mem_input), in dce112_mem_input_create() local
582 if (!dce_mi) { in dce112_mem_input_create()
587 dce112_mem_input_construct(dce_mi, ctx, inst, &mi_regs[inst], &mi_shifts, &mi_masks); in dce112_mem_input_create()
588 return &dce_mi->base; in dce112_mem_input_create()

Completed in 26 milliseconds