Home
last modified time | relevance | path

Searched refs:cbndx (Results 1 - 6 of 6) sorted by relevance

/kernel/linux/linux-6.6/drivers/iommu/arm/arm-smmu/
H A Darm-smmu-qcom.c66 info->fsr = arm_smmu_cb_read(smmu, cfg->cbndx, ARM_SMMU_CB_FSR); in qcom_adreno_smmu_get_fault_info()
67 info->fsynr0 = arm_smmu_cb_read(smmu, cfg->cbndx, ARM_SMMU_CB_FSYNR0); in qcom_adreno_smmu_get_fault_info()
68 info->fsynr1 = arm_smmu_cb_read(smmu, cfg->cbndx, ARM_SMMU_CB_FSYNR1); in qcom_adreno_smmu_get_fault_info()
69 info->far = arm_smmu_cb_readq(smmu, cfg->cbndx, ARM_SMMU_CB_FAR); in qcom_adreno_smmu_get_fault_info()
70 info->cbfrsynra = arm_smmu_gr1_read(smmu, ARM_SMMU_GR1_CBFRSYNRA(cfg->cbndx)); in qcom_adreno_smmu_get_fault_info()
71 info->ttbr0 = arm_smmu_cb_readq(smmu, cfg->cbndx, ARM_SMMU_CB_TTBR0); in qcom_adreno_smmu_get_fault_info()
72 info->contextidr = arm_smmu_cb_read(smmu, cfg->cbndx, ARM_SMMU_CB_CONTEXTIDR); in qcom_adreno_smmu_get_fault_info()
82 qsmmu->stall_enabled |= BIT(cfg->cbndx); in qcom_adreno_smmu_set_stall()
84 qsmmu->stall_enabled &= ~BIT(cfg->cbndx); in qcom_adreno_smmu_set_stall()
97 arm_smmu_cb_write(smmu, cfg->cbndx, ARM_SMMU_CB_RESUM in qcom_adreno_smmu_resume_translation()
340 u32 cbndx = s2cr->cbndx; qcom_smmu_write_s2cr() local
[all...]
H A Darm-smmu.c232 __arm_smmu_tlb_sync(smmu, ARM_SMMU_CB(smmu, smmu_domain->cfg.cbndx), in arm_smmu_tlb_sync_context()
245 arm_smmu_cb_write(smmu_domain->smmu, smmu_domain->cfg.cbndx, in arm_smmu_tlb_inv_context_s1()
267 int idx = cfg->cbndx; in arm_smmu_tlb_inv_range_s1()
294 int idx = smmu_domain->cfg.cbndx; in arm_smmu_tlb_inv_range_s2()
398 int idx = smmu_domain->cfg.cbndx; in arm_smmu_context_fault()
458 struct arm_smmu_cb *cb = &smmu_domain->smmu->cbs[cfg->cbndx]; in arm_smmu_init_context_bank()
735 cfg->cbndx = ret; in arm_smmu_init_domain_context()
740 cfg->irptndx = cfg->cbndx; in arm_smmu_init_domain_context()
744 cfg->vmid = cfg->cbndx + 1; in arm_smmu_init_domain_context()
746 cfg->asid = cfg->cbndx; in arm_smmu_init_domain_context()
1090 u8 cbndx = smmu_domain->cfg.cbndx; arm_smmu_domain_add_master() local
[all...]
H A Darm-smmu.h267 u8 cbndx; member
341 u8 cbndx; member
/kernel/linux/linux-5.10/drivers/iommu/arm/arm-smmu/
H A Darm-smmu-qcom.c91 smmu->s2crs[i].cbndx = 0xff; in qcom_smmu_cfg_probe()
102 u32 cbndx = s2cr->cbndx; in qcom_smmu_write_s2cr() local
115 cbndx = qsmmu->bypass_cbndx; in qcom_smmu_write_s2cr()
123 cbndx = 0xff; in qcom_smmu_write_s2cr()
128 FIELD_PREP(ARM_SMMU_S2CR_CBNDX, cbndx) | in qcom_smmu_write_s2cr()
H A Darm-smmu.c251 __arm_smmu_tlb_sync(smmu, ARM_SMMU_CB(smmu, smmu_domain->cfg.cbndx), in arm_smmu_tlb_sync_context()
264 arm_smmu_cb_write(smmu_domain->smmu, smmu_domain->cfg.cbndx, in arm_smmu_tlb_inv_context_s1()
286 int idx = cfg->cbndx; in arm_smmu_tlb_inv_range_s1()
313 int idx = smmu_domain->cfg.cbndx; in arm_smmu_tlb_inv_range_s2()
429 int idx = smmu_domain->cfg.cbndx; in arm_smmu_context_fault()
484 struct arm_smmu_cb *cb = &smmu_domain->smmu->cbs[cfg->cbndx]; in arm_smmu_init_context_bank()
758 cfg->cbndx = ret; in arm_smmu_init_domain_context()
763 cfg->irptndx = cfg->cbndx; in arm_smmu_init_domain_context()
767 cfg->vmid = cfg->cbndx + 1; in arm_smmu_init_domain_context()
769 cfg->asid = cfg->cbndx; in arm_smmu_init_domain_context()
1120 u8 cbndx = smmu_domain->cfg.cbndx; arm_smmu_domain_add_master() local
[all...]
H A Darm-smmu.h264 u8 cbndx; member
338 u8 cbndx; member

Completed in 14 milliseconds