Home
last modified time | relevance | path

Searched refs:acr (Results 1 - 25 of 115) sorted by relevance

12345

/kernel/linux/linux-6.6/drivers/gpu/drm/nouveau/nvkm/subdev/acr/
H A Dbase.c33 nvkm_acr_hsfw_find(struct nvkm_acr *acr, const char *name) in nvkm_acr_hsfw_find() argument
37 list_for_each_entry(hsfw, &acr->hsfw, head) { in nvkm_acr_hsfw_find()
46 nvkm_acr_hsfw_boot(struct nvkm_acr *acr, const char *name) in nvkm_acr_hsfw_boot() argument
48 struct nvkm_subdev *subdev = &acr->subdev; in nvkm_acr_hsfw_boot()
51 hsfw = nvkm_acr_hsfw_find(acr, name); in nvkm_acr_hsfw_boot()
60 nvkm_acr_rtos(struct nvkm_acr *acr) in nvkm_acr_rtos() argument
64 if (acr) { in nvkm_acr_rtos()
65 list_for_each_entry(lsf, &acr->lsf, head) { in nvkm_acr_rtos()
75 nvkm_acr_unload(struct nvkm_acr *acr) in nvkm_acr_unload() argument
77 if (acr in nvkm_acr_unload()
89 nvkm_acr_load(struct nvkm_acr *acr) nvkm_acr_load() argument
128 nvkm_acr_reload(struct nvkm_acr *acr) nvkm_acr_reload() argument
137 struct nvkm_acr *acr = device->acr; nvkm_acr_bootstrap_falcons() local
174 struct nvkm_acr *acr = device->acr; nvkm_acr_managed_falcon() local
197 struct nvkm_acr *acr = nvkm_acr(subdev); nvkm_acr_init() local
206 nvkm_acr_cleanup(struct nvkm_acr *acr) nvkm_acr_cleanup() argument
218 struct nvkm_acr *acr = nvkm_acr(subdev); nvkm_acr_oneinit() local
362 struct nvkm_acr *acr = nvkm_acr(subdev); nvkm_acr_dtor() local
396 nvkm_acr_ctor_wpr(struct nvkm_acr *acr, int ver) nvkm_acr_ctor_wpr() argument
422 struct nvkm_acr *acr; nvkm_acr_new_() local
[all...]
H A Dgp102.c29 #include <nvfw/acr.h>
33 gp102_acr_wpr_patch(struct nvkm_acr *acr, s64 adjust) in gp102_acr_wpr_patch() argument
41 nvkm_robj(acr->wpr, offset, &hdr, sizeof(hdr)); in gp102_acr_wpr_patch()
42 wpr_header_v1_dump(&acr->subdev, &hdr); in gp102_acr_wpr_patch()
44 list_for_each_entry(lsfw, &acr->lsfw, head) { in gp102_acr_wpr_patch()
48 nvkm_robj(acr->wpr, hdr.lsb_offset, &lsb, sizeof(lsb)); in gp102_acr_wpr_patch()
49 lsb_header_v1_dump(&acr->subdev, &lsb); in gp102_acr_wpr_patch()
51 lsfw->func->bld_patch(acr, lsb.tail.bl_data_off, adjust); in gp102_acr_wpr_patch()
62 gp102_acr_wpr_build_lsb(struct nvkm_acr *acr, struct nvkm_acr_lsfw *lsfw) in gp102_acr_wpr_build_lsb() argument
72 nvkm_wobj(acr in gp102_acr_wpr_build_lsb()
77 gp102_acr_wpr_build(struct nvkm_acr *acr, struct nvkm_acr_lsf *rtos) gp102_acr_wpr_build() argument
119 gp102_acr_wpr_alloc(struct nvkm_acr *acr, u32 wpr_size) gp102_acr_wpr_alloc() argument
134 gp102_acr_wpr_layout(struct nvkm_acr *acr) gp102_acr_wpr_layout() argument
163 gp102_acr_wpr_parse(struct nvkm_acr *acr) gp102_acr_wpr_parse() argument
200 struct nvkm_acr *acr = fw->falcon->owner->device->acr; gp102_acr_load_setup() local
257 gp102_acr_load(struct nvkm_acr *acr, int ver, const struct nvkm_acr_fwif *fwif) gp102_acr_load() argument
[all...]
H A Dga102.c24 #include <nvfw/acr.h>
27 ga102_acr_wpr_patch(struct nvkm_acr *acr, s64 adjust) in ga102_acr_wpr_patch() argument
39 nvkm_robj(acr->wpr, offset, &hdr, sizeof(hdr)); in ga102_acr_wpr_patch()
40 wpr_header_v2_dump(&acr->subdev, &hdr); in ga102_acr_wpr_patch()
42 list_for_each_entry(lsfw, &acr->lsfw, head) { in ga102_acr_wpr_patch()
46 nvkm_robj(acr->wpr, hdr.wpr.lsb_offset, lsb, sizeof(*lsb)); in ga102_acr_wpr_patch()
47 lsb_header_v2_dump(&acr->subdev, lsb); in ga102_acr_wpr_patch()
49 lsfw->func->bld_patch(acr, lsb->bl_data_off, adjust); in ga102_acr_wpr_patch()
61 ga102_acr_wpr_build_lsb(struct nvkm_acr *acr, struct nvkm_acr_lsfw *lsfw) in ga102_acr_wpr_build_lsb() argument
113 ret = nvkm_falcon_get(fw.falcon, &acr in ga102_acr_wpr_build_lsb()
132 ga102_acr_wpr_build(struct nvkm_acr *acr, struct nvkm_acr_lsf *rtos) ga102_acr_wpr_build() argument
188 ga102_acr_wpr_layout(struct nvkm_acr *acr) ga102_acr_wpr_layout() argument
217 ga102_acr_wpr_parse(struct nvkm_acr *acr) ga102_acr_wpr_parse() argument
290 ga102_acr_load(struct nvkm_acr *acr, int version, const struct nvkm_acr_fwif *fwif) ga102_acr_load() argument
[all...]
H A Dgm200.c32 #include <nvfw/acr.h>
40 gm200_acr_nofw(struct nvkm_acr *acr, int ver, const struct nvkm_acr_fwif *fwif) in gm200_acr_nofw() argument
42 nvkm_warn(&acr->subdev, "firmware unavailable\n"); in gm200_acr_nofw()
47 gm200_acr_init(struct nvkm_acr *acr) in gm200_acr_init() argument
49 return nvkm_acr_hsfw_boot(acr, "load"); in gm200_acr_init()
53 gm200_acr_wpr_check(struct nvkm_acr *acr, u64 *start, u64 *limit) in gm200_acr_wpr_check() argument
55 struct nvkm_device *device = acr->subdev.device; in gm200_acr_wpr_check()
65 gm200_acr_wpr_patch(struct nvkm_acr *acr, s64 adjust) in gm200_acr_wpr_patch() argument
67 struct nvkm_subdev *subdev = &acr->subdev; in gm200_acr_wpr_patch()
74 nvkm_robj(acr in gm200_acr_wpr_patch()
114 gm200_acr_wpr_build_lsb(struct nvkm_acr *acr, struct nvkm_acr_lsfw *lsfw) gm200_acr_wpr_build_lsb() argument
129 gm200_acr_wpr_build(struct nvkm_acr *acr, struct nvkm_acr_lsf *rtos) gm200_acr_wpr_build() argument
169 gm200_acr_wpr_alloc(struct nvkm_acr *acr, u32 wpr_size) gm200_acr_wpr_alloc() argument
183 gm200_acr_wpr_layout(struct nvkm_acr *acr) gm200_acr_wpr_layout() argument
209 gm200_acr_wpr_parse(struct nvkm_acr *acr) gm200_acr_wpr_parse() argument
245 gm200_acr_hsfw_ctor(struct nvkm_acr *acr, const char *bl, const char *fw, const char *name, int ver, const struct nvkm_acr_hsf_fwif *fwif) gm200_acr_hsfw_ctor() argument
285 struct nvkm_acr *acr = fw->falcon->owner->device->acr; gm200_acr_load_setup() local
343 gm200_acr_load(struct nvkm_acr *acr, int ver, const struct nvkm_acr_fwif *fwif) gm200_acr_load() argument
[all...]
H A Dtu102.c30 #include <nvfw/acr.h>
33 tu102_acr_init(struct nvkm_acr *acr) in tu102_acr_init() argument
35 int ret = nvkm_acr_hsfw_boot(acr, "AHESASC"); in tu102_acr_init()
39 return nvkm_acr_hsfw_boot(acr, "ASB"); in tu102_acr_init()
43 tu102_acr_wpr_build(struct nvkm_acr *acr, struct nvkm_acr_lsf *rtos) in tu102_acr_wpr_build() argument
50 nvkm_wo32(acr->wpr, 0x200, 0xffffffff); in tu102_acr_wpr_build()
53 list_for_each_entry(lsfw, &acr->lsfw, head) { in tu102_acr_wpr_build()
65 nvkm_wobj(acr->wpr, offset, &hdr, sizeof(hdr)); in tu102_acr_wpr_build()
69 ret = gp102_acr_wpr_build_lsb(acr, lsfw); in tu102_acr_wpr_build()
74 nvkm_wobj(acr in tu102_acr_wpr_build()
88 tu102_acr_hsfw_nofw(struct nvkm_acr *acr, const char *bl, const char *fw, const char *name, int version, const struct nvkm_acr_hsf_fwif *fwif) tu102_acr_hsfw_nofw() argument
167 tu102_acr_load(struct nvkm_acr *acr, int version, const struct nvkm_acr_fwif *fwif) tu102_acr_load() argument
[all...]
H A Dgm20b.c29 #include <nvfw/acr.h>
33 gm20b_acr_wpr_alloc(struct nvkm_acr *acr, u32 wpr_size) in gm20b_acr_wpr_alloc() argument
35 struct nvkm_subdev *subdev = &acr->subdev; in gm20b_acr_wpr_alloc()
37 acr->func->wpr_check(acr, &acr->wpr_start, &acr->wpr_end); in gm20b_acr_wpr_alloc()
39 if ((acr->wpr_end - acr->wpr_start) < wpr_size) { in gm20b_acr_wpr_alloc()
45 wpr_size, 0, true, &acr in gm20b_acr_wpr_alloc()
73 struct nvkm_acr *acr = fw->falcon->owner->device->acr; gm20b_acr_load_setup() local
115 gm20b_acr_load(struct nvkm_acr *acr, int ver, const struct nvkm_acr_fwif *fwif) gm20b_acr_load() argument
[all...]
H A Dlsfw.c39 nvkm_acr_lsfw_del_all(struct nvkm_acr *acr) in nvkm_acr_lsfw_del_all() argument
42 list_for_each_entry_safe(lsfw, lsft, &acr->lsfw, head) { in nvkm_acr_lsfw_del_all()
48 nvkm_acr_lsfw_get(struct nvkm_acr *acr, enum nvkm_acr_lsf_id id) in nvkm_acr_lsfw_get() argument
51 list_for_each_entry(lsfw, &acr->lsfw, head) { in nvkm_acr_lsfw_get()
59 nvkm_acr_lsfw_add(const struct nvkm_acr_lsf_func *func, struct nvkm_acr *acr, in nvkm_acr_lsfw_add() argument
64 if (!acr || list_empty(&acr->hsfw)) in nvkm_acr_lsfw_add()
67 lsfw = nvkm_acr_lsfw_get(acr, id); in nvkm_acr_lsfw_add()
69 nvkm_error(&acr->subdev, "LSFW %d redefined\n", id); in nvkm_acr_lsfw_add()
78 list_add_tail(&lsfw->head, &acr in nvkm_acr_lsfw_add()
94 struct nvkm_acr *acr = subdev->device->acr; nvkm_acr_lsfw_load_sig_image_desc_() local
256 struct nvkm_acr *acr = subdev->device->acr; nvkm_acr_lsfw_load_bl_inst_data_sig() local
334 struct nvkm_acr *acr = subdev->device->acr; nvkm_acr_lsfw_load_bl_sig_net() local
[all...]
H A Dga100.c25 ga100_acr_wpr_check(struct nvkm_acr *acr, u64 *start, u64 *limit) in ga100_acr_wpr_check() argument
27 struct nvkm_device *device = acr->subdev.device; in ga100_acr_wpr_check()
35 ga100_acr_hsfw_ctor(struct nvkm_acr *acr, const char *bl, const char *fw, in ga100_acr_hsfw_ctor() argument
46 list_add_tail(&hsfw->head, &acr->hsfw); in ga100_acr_hsfw_ctor()
48 return nvkm_falcon_fw_ctor_hs_v2(fwif->func, name, &acr->subdev, fw, ver, NULL, &hsfw->fw); in ga100_acr_hsfw_ctor()
/kernel/linux/linux-5.10/drivers/gpu/drm/nouveau/nvkm/subdev/acr/
H A Dbase.c29 nvkm_acr_hsf_find(struct nvkm_acr *acr, const char *name) in nvkm_acr_hsf_find() argument
32 list_for_each_entry(hsf, &acr->hsf, head) { in nvkm_acr_hsf_find()
40 nvkm_acr_hsf_boot(struct nvkm_acr *acr, const char *name) in nvkm_acr_hsf_boot() argument
42 struct nvkm_subdev *subdev = &acr->subdev; in nvkm_acr_hsf_boot()
46 hsf = nvkm_acr_hsf_find(acr, name); in nvkm_acr_hsf_boot()
55 ret = hsf->func->boot(acr, hsf); in nvkm_acr_hsf_boot()
67 nvkm_acr_unload(struct nvkm_acr *acr) in nvkm_acr_unload() argument
69 if (acr->done) { in nvkm_acr_unload()
70 nvkm_acr_hsf_boot(acr, "unload"); in nvkm_acr_unload()
71 acr in nvkm_acr_unload()
76 nvkm_acr_load(struct nvkm_acr *acr) nvkm_acr_load() argument
115 nvkm_acr_reload(struct nvkm_acr *acr) nvkm_acr_reload() argument
124 struct nvkm_acr *acr = device->acr; nvkm_acr_falcon() local
141 struct nvkm_acr *acr = device->acr; nvkm_acr_bootstrap_falcons() local
179 struct nvkm_acr *acr = device->acr; nvkm_acr_managed_falcon() local
206 nvkm_acr_cleanup(struct nvkm_acr *acr) nvkm_acr_cleanup() argument
218 struct nvkm_acr *acr = nvkm_acr(subdev); nvkm_acr_oneinit() local
353 struct nvkm_acr *acr = nvkm_acr(subdev); nvkm_acr_dtor() local
389 nvkm_acr_ctor_wpr(struct nvkm_acr *acr, int ver) nvkm_acr_ctor_wpr() argument
415 struct nvkm_acr *acr; nvkm_acr_new_() local
[all...]
H A Dgm200.c32 #include <nvfw/acr.h>
40 gm200_acr_nofw(struct nvkm_acr *acr, int ver, const struct nvkm_acr_fwif *fwif) in gm200_acr_nofw() argument
42 nvkm_warn(&acr->subdev, "firmware unavailable\n"); in gm200_acr_nofw()
47 gm200_acr_init(struct nvkm_acr *acr) in gm200_acr_init() argument
49 return nvkm_acr_hsf_boot(acr, "load"); in gm200_acr_init()
53 gm200_acr_wpr_check(struct nvkm_acr *acr, u64 *start, u64 *limit) in gm200_acr_wpr_check() argument
55 struct nvkm_device *device = acr->subdev.device; in gm200_acr_wpr_check()
65 gm200_acr_wpr_patch(struct nvkm_acr *acr, s64 adjust) in gm200_acr_wpr_patch() argument
67 struct nvkm_subdev *subdev = &acr->subdev; in gm200_acr_wpr_patch()
74 nvkm_robj(acr in gm200_acr_wpr_patch()
112 gm200_acr_wpr_build_lsb(struct nvkm_acr *acr, struct nvkm_acr_lsfw *lsfw) gm200_acr_wpr_build_lsb() argument
127 gm200_acr_wpr_build(struct nvkm_acr *acr, struct nvkm_acr_lsf *rtos) gm200_acr_wpr_build() argument
167 gm200_acr_wpr_alloc(struct nvkm_acr *acr, u32 wpr_size) gm200_acr_wpr_alloc() argument
181 gm200_acr_wpr_layout(struct nvkm_acr *acr) gm200_acr_wpr_layout() argument
207 gm200_acr_wpr_parse(struct nvkm_acr *acr) gm200_acr_wpr_parse() argument
223 gm200_acr_hsfw_bld(struct nvkm_acr *acr, struct nvkm_acr_hsf *hsf) gm200_acr_hsfw_bld() argument
243 gm200_acr_hsfw_boot(struct nvkm_acr *acr, struct nvkm_acr_hsf *hsf, u32 intr_clear, u32 mbox0_ok) gm200_acr_hsfw_boot() argument
289 gm200_acr_hsfw_load(struct nvkm_acr *acr, struct nvkm_acr_hsfw *hsfw, struct nvkm_falcon *falcon) gm200_acr_hsfw_load() argument
362 gm200_acr_unload_boot(struct nvkm_acr *acr, struct nvkm_acr_hsf *hsf) gm200_acr_unload_boot() argument
368 gm200_acr_unload_load(struct nvkm_acr *acr, struct nvkm_acr_hsfw *hsfw) gm200_acr_unload_load() argument
392 gm200_acr_load_boot(struct nvkm_acr *acr, struct nvkm_acr_hsf *hsf) gm200_acr_load_boot() argument
398 gm200_acr_load_load(struct nvkm_acr *acr, struct nvkm_acr_hsfw *hsfw) gm200_acr_load_load() argument
456 gm200_acr_load(struct nvkm_acr *acr, int ver, const struct nvkm_acr_fwif *fwif) gm200_acr_load() argument
[all...]
H A Dgp102.c29 #include <nvfw/acr.h>
33 gp102_acr_wpr_patch(struct nvkm_acr *acr, s64 adjust) in gp102_acr_wpr_patch() argument
41 nvkm_robj(acr->wpr, offset, &hdr, sizeof(hdr)); in gp102_acr_wpr_patch()
42 wpr_header_v1_dump(&acr->subdev, &hdr); in gp102_acr_wpr_patch()
44 list_for_each_entry(lsfw, &acr->lsfw, head) { in gp102_acr_wpr_patch()
48 nvkm_robj(acr->wpr, hdr.lsb_offset, &lsb, sizeof(lsb)); in gp102_acr_wpr_patch()
49 lsb_header_v1_dump(&acr->subdev, &lsb); in gp102_acr_wpr_patch()
51 lsfw->func->bld_patch(acr, lsb.tail.bl_data_off, adjust); in gp102_acr_wpr_patch()
60 gp102_acr_wpr_build_lsb(struct nvkm_acr *acr, struct nvkm_acr_lsfw *lsfw) in gp102_acr_wpr_build_lsb() argument
70 nvkm_wobj(acr in gp102_acr_wpr_build_lsb()
75 gp102_acr_wpr_build(struct nvkm_acr *acr, struct nvkm_acr_lsf *rtos) gp102_acr_wpr_build() argument
117 gp102_acr_wpr_alloc(struct nvkm_acr *acr, u32 wpr_size) gp102_acr_wpr_alloc() argument
132 gp102_acr_wpr_layout(struct nvkm_acr *acr) gp102_acr_wpr_layout() argument
161 gp102_acr_wpr_parse(struct nvkm_acr *acr) gp102_acr_wpr_parse() argument
195 gp102_acr_load_load(struct nvkm_acr *acr, struct nvkm_acr_hsfw *hsfw) gp102_acr_load_load() argument
254 gp102_acr_load(struct nvkm_acr *acr, int ver, const struct nvkm_acr_fwif *fwif) gp102_acr_load() argument
[all...]
H A Dgm20b.c29 #include <nvfw/acr.h>
33 gm20b_acr_wpr_alloc(struct nvkm_acr *acr, u32 wpr_size) in gm20b_acr_wpr_alloc() argument
35 struct nvkm_subdev *subdev = &acr->subdev; in gm20b_acr_wpr_alloc()
37 acr->func->wpr_check(acr, &acr->wpr_start, &acr->wpr_end); in gm20b_acr_wpr_alloc()
39 if ((acr->wpr_end - acr->wpr_start) < wpr_size) { in gm20b_acr_wpr_alloc()
45 wpr_size, 0, true, &acr in gm20b_acr_wpr_alloc()
49 gm20b_acr_load_bld(struct nvkm_acr *acr, struct nvkm_acr_hsf *hsf) gm20b_acr_load_bld() argument
69 gm20b_acr_load_load(struct nvkm_acr *acr, struct nvkm_acr_hsfw *hsfw) gm20b_acr_load_load() argument
111 gm20b_acr_load(struct nvkm_acr *acr, int ver, const struct nvkm_acr_fwif *fwif) gm20b_acr_load() argument
[all...]
H A Dtu102.c30 #include <nvfw/acr.h>
33 tu102_acr_init(struct nvkm_acr *acr) in tu102_acr_init() argument
35 int ret = nvkm_acr_hsf_boot(acr, "AHESASC"); in tu102_acr_init()
39 return nvkm_acr_hsf_boot(acr, "ASB"); in tu102_acr_init()
43 tu102_acr_wpr_build(struct nvkm_acr *acr, struct nvkm_acr_lsf *rtos) in tu102_acr_wpr_build() argument
50 nvkm_wo32(acr->wpr, 0x200, 0xffffffff); in tu102_acr_wpr_build()
53 list_for_each_entry(lsfw, &acr->lsfw, head) { in tu102_acr_wpr_build()
65 nvkm_wobj(acr->wpr, offset, &hdr, sizeof(hdr)); in tu102_acr_wpr_build()
69 ret = gp102_acr_wpr_build_lsb(acr, lsfw); in tu102_acr_wpr_build()
74 nvkm_wobj(acr in tu102_acr_wpr_build()
88 tu102_acr_hsfw_boot(struct nvkm_acr *acr, struct nvkm_acr_hsf *hsf) tu102_acr_hsfw_boot() argument
94 tu102_acr_hsfw_nofw(struct nvkm_acr *acr, const char *bl, const char *fw, const char *name, int version, const struct nvkm_acr_hsf_fwif *fwif) tu102_acr_hsfw_nofw() argument
124 tu102_acr_asb_load(struct nvkm_acr *acr, struct nvkm_acr_hsfw *hsfw) tu102_acr_asb_load() argument
193 tu102_acr_load(struct nvkm_acr *acr, int version, const struct nvkm_acr_fwif *fwif) tu102_acr_load() argument
[all...]
H A Dlsfw.c38 nvkm_acr_lsfw_del_all(struct nvkm_acr *acr) in nvkm_acr_lsfw_del_all() argument
41 list_for_each_entry_safe(lsfw, lsft, &acr->lsfw, head) { in nvkm_acr_lsfw_del_all()
47 nvkm_acr_lsfw_get(struct nvkm_acr *acr, enum nvkm_acr_lsf_id id) in nvkm_acr_lsfw_get() argument
50 list_for_each_entry(lsfw, &acr->lsfw, head) { in nvkm_acr_lsfw_get()
58 nvkm_acr_lsfw_add(const struct nvkm_acr_lsf_func *func, struct nvkm_acr *acr, in nvkm_acr_lsfw_add() argument
63 if (!acr || list_empty(&acr->hsfw)) in nvkm_acr_lsfw_add()
66 lsfw = nvkm_acr_lsfw_get(acr, id); in nvkm_acr_lsfw_add()
68 nvkm_error(&acr->subdev, "LSFW %d redefined\n", id); in nvkm_acr_lsfw_add()
77 list_add_tail(&lsfw->head, &acr in nvkm_acr_lsfw_add()
93 struct nvkm_acr *acr = subdev->device->acr; nvkm_acr_lsfw_load_sig_image_desc_() local
186 struct nvkm_acr *acr = subdev->device->acr; nvkm_acr_lsfw_load_bl_inst_data_sig() local
[all...]
H A Dhsfw.c41 nvkm_acr_hsfw_del_all(struct nvkm_acr *acr) in nvkm_acr_hsfw_del_all() argument
44 list_for_each_entry_safe(hsfw, hsft, &acr->hsfw, head) { in nvkm_acr_hsfw_del_all()
50 nvkm_acr_hsfw_load_image(struct nvkm_acr *acr, const char *name, int ver, in nvkm_acr_hsfw_load_image() argument
53 struct nvkm_subdev *subdev = &acr->subdev; in nvkm_acr_hsfw_load_image()
125 nvkm_acr_hsfw_load_bl(struct nvkm_acr *acr, const char *name, int ver, in nvkm_acr_hsfw_load_bl() argument
128 struct nvkm_subdev *subdev = &acr->subdev; in nvkm_acr_hsfw_load_bl()
154 nvkm_acr_hsfw_load(struct nvkm_acr *acr, const char *bl, const char *fw, in nvkm_acr_hsfw_load() argument
166 list_add_tail(&hsfw->head, &acr->hsfw); in nvkm_acr_hsfw_load()
168 ret = nvkm_acr_hsfw_load_bl(acr, bl, version, hsfw); in nvkm_acr_hsfw_load()
172 ret = nvkm_acr_hsfw_load_image(acr, f in nvkm_acr_hsfw_load()
[all...]
/kernel/linux/linux-5.10/drivers/gpu/drm/nouveau/nvkm/engine/gr/
H A Dgp108.c24 #include <subdev/acr.h>
29 gp108_gr_acr_bld_patch(struct nvkm_acr *acr, u32 bld, s64 adjust) in gp108_gr_acr_bld_patch() argument
32 nvkm_robj(acr->wpr, bld, &hdr, sizeof(hdr)); in gp108_gr_acr_bld_patch()
35 nvkm_wobj(acr->wpr, bld, &hdr, sizeof(hdr)); in gp108_gr_acr_bld_patch()
36 flcn_bl_dmem_desc_v2_dump(&acr->subdev, &hdr); in gp108_gr_acr_bld_patch()
40 gp108_gr_acr_bld_write(struct nvkm_acr *acr, u32 bld, in gp108_gr_acr_bld_write() argument
56 nvkm_wobj(acr->wpr, bld, &hdr, sizeof(hdr)); in gp108_gr_acr_bld_write()
H A Dgm20b.c26 #include <subdev/acr.h>
34 gm20b_gr_acr_bld_patch(struct nvkm_acr *acr, u32 bld, s64 adjust) in gm20b_gr_acr_bld_patch() argument
39 nvkm_robj(acr->wpr, bld, &hdr, sizeof(hdr)); in gm20b_gr_acr_bld_patch()
46 nvkm_wobj(acr->wpr, bld, &hdr, sizeof(hdr)); in gm20b_gr_acr_bld_patch()
48 flcn_bl_dmem_desc_dump(&acr->subdev, &hdr); in gm20b_gr_acr_bld_patch()
52 gm20b_gr_acr_bld_write(struct nvkm_acr *acr, u32 bld, in gm20b_gr_acr_bld_write() argument
70 nvkm_wobj(acr->wpr, bld, &hdr, sizeof(hdr)); in gm20b_gr_acr_bld_write()
87 if (!device->acr) { in gm20b_gr_init_gpc_mmu()
/kernel/linux/linux-6.6/drivers/gpu/drm/nouveau/nvkm/engine/gr/
H A Dgp108.c24 #include <subdev/acr.h>
29 gp108_gr_acr_bld_patch(struct nvkm_acr *acr, u32 bld, s64 adjust) in gp108_gr_acr_bld_patch() argument
32 nvkm_robj(acr->wpr, bld, &hdr, sizeof(hdr)); in gp108_gr_acr_bld_patch()
35 nvkm_wobj(acr->wpr, bld, &hdr, sizeof(hdr)); in gp108_gr_acr_bld_patch()
36 flcn_bl_dmem_desc_v2_dump(&acr->subdev, &hdr); in gp108_gr_acr_bld_patch()
40 gp108_gr_acr_bld_write(struct nvkm_acr *acr, u32 bld, in gp108_gr_acr_bld_write() argument
56 nvkm_wobj(acr->wpr, bld, &hdr, sizeof(hdr)); in gp108_gr_acr_bld_write()
H A Dgm20b.c26 #include <subdev/acr.h>
34 gm20b_gr_acr_bld_patch(struct nvkm_acr *acr, u32 bld, s64 adjust) in gm20b_gr_acr_bld_patch() argument
39 nvkm_robj(acr->wpr, bld, &hdr, sizeof(hdr)); in gm20b_gr_acr_bld_patch()
46 nvkm_wobj(acr->wpr, bld, &hdr, sizeof(hdr)); in gm20b_gr_acr_bld_patch()
48 flcn_bl_dmem_desc_dump(&acr->subdev, &hdr); in gm20b_gr_acr_bld_patch()
52 gm20b_gr_acr_bld_write(struct nvkm_acr *acr, u32 bld, in gm20b_gr_acr_bld_write() argument
70 nvkm_wobj(acr->wpr, bld, &hdr, sizeof(hdr)); in gm20b_gr_acr_bld_write()
87 if (!device->acr) { in gm20b_gr_init_gpc_mmu()
/kernel/linux/linux-5.10/drivers/gpu/drm/nouveau/nvkm/engine/sec2/
H A Dgp102.c25 #include <subdev/acr.h>
88 gp102_sec2_acr_bld_patch(struct nvkm_acr *acr, u32 bld, s64 adjust) in gp102_sec2_acr_bld_patch() argument
91 nvkm_robj(acr->wpr, bld, &hdr, sizeof(hdr)); in gp102_sec2_acr_bld_patch()
95 nvkm_wobj(acr->wpr, bld, &hdr, sizeof(hdr)); in gp102_sec2_acr_bld_patch()
96 loader_config_v1_dump(&acr->subdev, &hdr); in gp102_sec2_acr_bld_patch()
100 gp102_sec2_acr_bld_write(struct nvkm_acr *acr, u32 bld, in gp102_sec2_acr_bld_write() argument
117 nvkm_wobj(acr->wpr, bld, &hdr, sizeof(hdr)); in gp102_sec2_acr_bld_write()
272 gp102_sec2_acr_bld_patch_1(struct nvkm_acr *acr, u32 bld, s64 adjust) in gp102_sec2_acr_bld_patch_1() argument
275 nvkm_robj(acr->wpr, bld, &hdr, sizeof(hdr)); in gp102_sec2_acr_bld_patch_1()
278 nvkm_wobj(acr in gp102_sec2_acr_bld_patch_1()
283 gp102_sec2_acr_bld_write_1(struct nvkm_acr *acr, u32 bld, struct nvkm_acr_lsfw *lsfw) gp102_sec2_acr_bld_write_1() argument
[all...]
/kernel/linux/linux-6.6/drivers/gpu/drm/nouveau/nvkm/engine/sec2/
H A Dgp102.c25 #include <subdev/acr.h>
78 gp102_sec2_acr_bld_patch(struct nvkm_acr *acr, u32 bld, s64 adjust) in gp102_sec2_acr_bld_patch() argument
81 nvkm_robj(acr->wpr, bld, &hdr, sizeof(hdr)); in gp102_sec2_acr_bld_patch()
85 nvkm_wobj(acr->wpr, bld, &hdr, sizeof(hdr)); in gp102_sec2_acr_bld_patch()
86 loader_config_v1_dump(&acr->subdev, &hdr); in gp102_sec2_acr_bld_patch()
90 gp102_sec2_acr_bld_write(struct nvkm_acr *acr, u32 bld, in gp102_sec2_acr_bld_write() argument
107 nvkm_wobj(acr->wpr, bld, &hdr, sizeof(hdr)); in gp102_sec2_acr_bld_write()
241 gp102_sec2_acr_bld_patch_1(struct nvkm_acr *acr, u32 bld, s64 adjust) in gp102_sec2_acr_bld_patch_1() argument
244 nvkm_robj(acr->wpr, bld, &hdr, sizeof(hdr)); in gp102_sec2_acr_bld_patch_1()
247 nvkm_wobj(acr in gp102_sec2_acr_bld_patch_1()
252 gp102_sec2_acr_bld_write_1(struct nvkm_acr *acr, u32 bld, struct nvkm_acr_lsfw *lsfw) gp102_sec2_acr_bld_write_1() argument
[all...]
/kernel/linux/linux-5.10/arch/arm/mach-omap2/
H A Domap-smp.c77 u32 acr, revidr; in omap5_erratum_workaround_801819() local
85 asm volatile ("mrc p15, 0, %0, c1, c0, 1" : "=r" (acr)); in omap5_erratum_workaround_801819()
94 if ((acr & acr_mask) == acr_mask) in omap5_erratum_workaround_801819()
97 acr |= acr_mask; in omap5_erratum_workaround_801819()
98 omap_smc1(OMAP5_DRA7_MON_SET_ACR_INDEX, acr); in omap5_erratum_workaround_801819()
123 u32 acr, acr_mask; in omap5_secondary_harden_predictor() local
125 asm volatile ("mrc p15, 0, %0, c1, c0, 1" : "=r" (acr)); in omap5_secondary_harden_predictor()
133 if ((acr & acr_mask) == acr_mask) in omap5_secondary_harden_predictor()
136 acr |= acr_mask; in omap5_secondary_harden_predictor()
137 omap_smc1(OMAP5_DRA7_MON_SET_ACR_INDEX, acr); in omap5_secondary_harden_predictor()
[all...]
/kernel/linux/linux-6.6/arch/arm/mach-omap2/
H A Domap-smp.c77 u32 acr, revidr; in omap5_erratum_workaround_801819() local
85 asm volatile ("mrc p15, 0, %0, c1, c0, 1" : "=r" (acr)); in omap5_erratum_workaround_801819()
94 if ((acr & acr_mask) == acr_mask) in omap5_erratum_workaround_801819()
97 acr |= acr_mask; in omap5_erratum_workaround_801819()
98 omap_smc1(OMAP5_DRA7_MON_SET_ACR_INDEX, acr); in omap5_erratum_workaround_801819()
123 u32 acr, acr_mask; in omap5_secondary_harden_predictor() local
125 asm volatile ("mrc p15, 0, %0, c1, c0, 1" : "=r" (acr)); in omap5_secondary_harden_predictor()
133 if ((acr & acr_mask) == acr_mask) in omap5_secondary_harden_predictor()
136 acr |= acr_mask; in omap5_secondary_harden_predictor()
137 omap_smc1(OMAP5_DRA7_MON_SET_ACR_INDEX, acr); in omap5_secondary_harden_predictor()
[all...]
/kernel/linux/linux-5.10/drivers/gpu/drm/nouveau/nvkm/subdev/pmu/
H A Dgm20b.c25 #include <subdev/acr.h>
76 gm20b_pmu_acr_bld_patch(struct nvkm_acr *acr, u32 bld, s64 adjust) in gm20b_pmu_acr_bld_patch() argument
81 nvkm_robj(acr->wpr, bld, &hdr, sizeof(hdr)); in gm20b_pmu_acr_bld_patch()
91 nvkm_wobj(acr->wpr, bld, &hdr, sizeof(hdr)); in gm20b_pmu_acr_bld_patch()
93 loader_config_dump(&acr->subdev, &hdr); in gm20b_pmu_acr_bld_patch()
97 gm20b_pmu_acr_bld_write(struct nvkm_acr *acr, u32 bld, in gm20b_pmu_acr_bld_write() argument
119 nvkm_wobj(acr->wpr, bld, &hdr, sizeof(hdr)); in gm20b_pmu_acr_bld_write()
233 ver, fwif->acr); in gm20b_pmu_load()
/kernel/linux/linux-5.10/drivers/gpu/drm/radeon/
H A Ddce3_1_afmt.c171 const struct radeon_hdmi_acr *acr) in dce3_2_hdmi_update_acr()
181 HDMI0_ACR_CTS_32(acr->cts_32khz), in dce3_2_hdmi_update_acr()
184 HDMI0_ACR_N_32(acr->n_32khz), in dce3_2_hdmi_update_acr()
188 HDMI0_ACR_CTS_44(acr->cts_44_1khz), in dce3_2_hdmi_update_acr()
191 HDMI0_ACR_N_44(acr->n_44_1khz), in dce3_2_hdmi_update_acr()
195 HDMI0_ACR_CTS_48(acr->cts_48khz), in dce3_2_hdmi_update_acr()
198 HDMI0_ACR_N_48(acr->n_48khz), in dce3_2_hdmi_update_acr()
170 dce3_2_hdmi_update_acr(struct drm_encoder *encoder, long offset, const struct radeon_hdmi_acr *acr) dce3_2_hdmi_update_acr() argument

Completed in 10 milliseconds

12345