Home
last modified time | relevance | path

Searched refs:__TLBI_VADDR (Results 1 - 6 of 6) sorted by relevance

/kernel/linux/linux-5.10/arch/arm64/include/asm/
H A Dtlbflush.h57 #define __TLBI_VADDR(addr, asid) \ macro
251 asid = __TLBI_VADDR(0, ASID(mm)); in flush_tlb_mm()
263 addr = __TLBI_VADDR(uaddr, ASID(vma->vm_mm)); in flush_tlb_page_nosync()
331 addr = __TLBI_VADDR(start, asid); in __flush_tlb_range()
383 start = __TLBI_VADDR(start, 0); in flush_tlb_kernel_range()
384 end = __TLBI_VADDR(end, 0); in flush_tlb_kernel_range()
399 unsigned long addr = __TLBI_VADDR(kaddr, 0); in __flush_tlb_kernel_pgtable()
/kernel/linux/linux-6.6/arch/arm64/include/asm/
H A Dtlbflush.h58 #define __TLBI_VADDR(addr, asid) \ macro
252 asid = __TLBI_VADDR(0, ASID(mm)); in flush_tlb_mm()
265 addr = __TLBI_VADDR(uaddr, ASID(mm)); in __flush_tlb_page_nosync()
377 addr = __TLBI_VADDR(start, asid); \
459 start = __TLBI_VADDR(start, 0); in flush_tlb_kernel_range()
460 end = __TLBI_VADDR(end, 0); in flush_tlb_kernel_range()
475 unsigned long addr = __TLBI_VADDR(kaddr, 0); in __flush_tlb_kernel_pgtable()
/kernel/linux/linux-5.10/arch/arm64/kernel/
H A Dsys_compat.c40 __tlbi(aside1is, __TLBI_VADDR(0, 0)); in __do_compat_cache_op()
/kernel/linux/linux-6.6/arch/arm64/kernel/
H A Dsys_compat.c39 __tlbi(aside1is, __TLBI_VADDR(0, 0)); in __do_compat_cache_op()
/kernel/linux/linux-6.6/arch/arm64/kvm/hyp/nvhe/
H A Dmm.c263 __tlbi_level(vale2is, __TLBI_VADDR(addr, 0), (KVM_PGTABLE_MAX_LEVELS - 1)); in fixmap_clear_slot()
/kernel/linux/linux-6.6/arch/arm64/kvm/hyp/
H A Dpgtable.c526 __tlbi_level(vae2is, __TLBI_VADDR(ctx->addr, 0), ctx->level); in hyp_unmap_walker()
533 __tlbi_level(vale2is, __TLBI_VADDR(ctx->addr, 0), ctx->level); in hyp_unmap_walker()

Completed in 5 milliseconds