Home
last modified time | relevance | path

Searched refs:XTFPGA_CLKFRQ_VADDR (Results 1 - 6 of 6) sorted by relevance

/kernel/linux/linux-5.10/arch/xtensa/platforms/xtfpga/
H A Dsetup.c68 ccount_freq = *(long *)XTFPGA_CLKFRQ_VADDR; in platform_calibrate_ccount()
272 serial_platform_data[0].uartclk = *(long *)XTFPGA_CLKFRQ_VADDR; in xtavnet_init()
282 ethoc_pdata.eth_clkfreq = *(long *)XTFPGA_CLKFRQ_VADDR; in xtavnet_init()
/kernel/linux/linux-6.6/arch/xtensa/platforms/xtfpga/
H A Dsetup.c67 ccount_freq = *(long *)XTFPGA_CLKFRQ_VADDR; in platform_calibrate_ccount()
282 serial_platform_data[0].uartclk = *(long *)XTFPGA_CLKFRQ_VADDR; in xtavnet_init()
292 ethoc_pdata.eth_clkfreq = *(long *)XTFPGA_CLKFRQ_VADDR; in xtavnet_init()
/kernel/linux/linux-5.10/arch/xtensa/platforms/xtfpga/include/platform/
H A Dserial.h16 #define BASE_BAUD (*(long *)XTFPGA_CLKFRQ_VADDR / 16)
H A Dhardware.h42 #define XTFPGA_CLKFRQ_VADDR (XTFPGA_FPGAREGS_VADDR + 0x04) macro
/kernel/linux/linux-6.6/arch/xtensa/platforms/xtfpga/include/platform/
H A Dserial.h16 #define BASE_BAUD (*(long *)XTFPGA_CLKFRQ_VADDR / 16)
H A Dhardware.h42 #define XTFPGA_CLKFRQ_VADDR (XTFPGA_FPGAREGS_VADDR + 0x04) macro

Completed in 2 milliseconds