Searched refs:WORK1_REG (Results 1 - 2 of 2) sorted by relevance
/kernel/linux/linux-5.10/arch/arm/mach-lpc32xx/ |
H A D | suspend.S | 17 #define WORK1_REG r0 define 44 adr WORK1_REG, reg_bases 45 ldr CLKPWRBASE_REG, [WORK1_REG, #0] 46 ldr EMCBASE_REG, [WORK1_REG, #4] 50 orr WORK1_REG, SAVED_PWR_CTRL_REG, #LPC32XX_CLKPWR_SDRAM_SELF_RFSH 67 str WORK1_REG, [CLKPWRBASE_REG, #LPC32XX_CLKPWR_PWR_CTRL_OFFS] 68 orr WORK2_REG, WORK1_REG, #LPC32XX_CLKPWR_UPD_SDRAM_SELF_RFSH 70 str WORK1_REG, [CLKPWRBASE_REG, #LPC32XX_CLKPWR_PWR_CTRL_OFFS] 81 bic WORK1_REG, WORK1_REG, #LPC32XX_CLKPWR_SELECT_RUN_MOD [all...] |
/kernel/linux/linux-6.6/arch/arm/mach-lpc32xx/ |
H A D | suspend.S | 15 #define WORK1_REG r0 define 42 adr WORK1_REG, reg_bases 43 ldr CLKPWRBASE_REG, [WORK1_REG, #0] 44 ldr EMCBASE_REG, [WORK1_REG, #4] 48 orr WORK1_REG, SAVED_PWR_CTRL_REG, #LPC32XX_CLKPWR_SDRAM_SELF_RFSH 65 str WORK1_REG, [CLKPWRBASE_REG, #LPC32XX_CLKPWR_PWR_CTRL_OFFS] 66 orr WORK2_REG, WORK1_REG, #LPC32XX_CLKPWR_UPD_SDRAM_SELF_RFSH 68 str WORK1_REG, [CLKPWRBASE_REG, #LPC32XX_CLKPWR_PWR_CTRL_OFFS] 79 bic WORK1_REG, WORK1_REG, #LPC32XX_CLKPWR_SELECT_RUN_MOD [all...] |
Completed in 1 milliseconds