Searched refs:UPLL_FB_DIV_MASK (Results 1 - 20 of 20) sorted by relevance
| /kernel/linux/linux-5.10/drivers/gpu/drm/radeon/ |
| H A D | rv770d.h | 63 # define UPLL_FB_DIV_MASK 0x01FFFFFF macro
|
| H A D | rv770.c | 82 WREG32_P(CG_UPLL_FUNC_CNTL_3, UPLL_FB_DIV(0x50000), ~UPLL_FB_DIV_MASK); in rv770_set_uvd_clocks()
108 ~UPLL_FB_DIV_MASK); in rv770_set_uvd_clocks()
|
| H A D | sid.h | 147 # define UPLL_FB_DIV_MASK 0x01FFFFFF macro
|
| H A D | evergreend.h | 368 # define UPLL_FB_DIV_MASK 0x01FFFFFF macro
|
| H A D | r600d.h | 1562 # define UPLL_FB_DIV_MASK 0x0000FFF0 macro
|
| H A D | r600.c | 259 ~(UPLL_FB_DIV_MASK | UPLL_REF_DIV_MASK)); in r600_set_uvd_clocks()
|
| H A D | evergreen.c | 1241 WREG32_P(CG_UPLL_FUNC_CNTL_3, UPLL_FB_DIV(fb_div), ~UPLL_FB_DIV_MASK); in evergreen_set_uvd_clocks()
|
| H A D | si.c | 7051 WREG32_P(CG_UPLL_FUNC_CNTL_3, UPLL_FB_DIV(fb_div), ~UPLL_FB_DIV_MASK); in si_set_uvd_clocks()
|
| /kernel/linux/linux-6.6/drivers/gpu/drm/radeon/ |
| H A D | rv770d.h | 63 # define UPLL_FB_DIV_MASK 0x01FFFFFF macro
|
| H A D | rv770.c | 85 WREG32_P(CG_UPLL_FUNC_CNTL_3, UPLL_FB_DIV(0x50000), ~UPLL_FB_DIV_MASK); in rv770_set_uvd_clocks()
111 ~UPLL_FB_DIV_MASK); in rv770_set_uvd_clocks()
|
| H A D | sid.h | 147 # define UPLL_FB_DIV_MASK 0x01FFFFFF macro
|
| H A D | evergreend.h | 368 # define UPLL_FB_DIV_MASK 0x01FFFFFF macro
|
| H A D | r600d.h | 1562 # define UPLL_FB_DIV_MASK 0x0000FFF0 macro
|
| H A D | r600.c | 259 ~(UPLL_FB_DIV_MASK | UPLL_REF_DIV_MASK)); in r600_set_uvd_clocks()
|
| H A D | si.c | 7043 WREG32_P(CG_UPLL_FUNC_CNTL_3, UPLL_FB_DIV(fb_div), ~UPLL_FB_DIV_MASK); in si_set_uvd_clocks()
|
| H A D | evergreen.c | 1237 WREG32_P(CG_UPLL_FUNC_CNTL_3, UPLL_FB_DIV(fb_div), ~UPLL_FB_DIV_MASK); in evergreen_set_uvd_clocks()
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/amd/amdgpu/ |
| H A D | sid.h | 148 # define UPLL_FB_DIV_MASK 0x01FFFFFF macro
|
| H A D | si.c | 1708 WREG32_P(CG_UPLL_FUNC_CNTL_3, UPLL_FB_DIV(fb_div), ~UPLL_FB_DIV_MASK); in si_set_uvd_clocks()
|
| /kernel/linux/linux-6.6/drivers/gpu/drm/amd/amdgpu/ |
| H A D | sid.h | 148 # define UPLL_FB_DIV_MASK 0x01FFFFFF macro
|
| H A D | si.c | 1824 WREG32_P(CG_UPLL_FUNC_CNTL_3, UPLL_FB_DIV(fb_div), ~UPLL_FB_DIV_MASK); in si_set_uvd_clocks()
|
Completed in 113 milliseconds