Home
last modified time | relevance | path

Searched refs:TRCCIDCVRn (Results 1 - 5 of 5) sorted by relevance

/kernel/linux/linux-6.6/drivers/hwtracing/coresight/
H A Dcoresight-etm4x-cfg.c92 } else if ((offset >= TRCCIDCVRn(0)) && (offset <= TRCVMIDCVRn(7))) { in etm4_cfg_map_reg_offset()
97 CHECKREGIDX(TRCCIDCVRn(0), ctxid_pid, idx, off_mask); in etm4_cfg_map_reg_offset()
H A Dcoresight-etm4x.h97 #define TRCCIDCVRn(n) (0x600 + (n * 8)) macro
441 CASE_##op((val), TRCCIDCVRn(0)) \
442 CASE_##op((val), TRCCIDCVRn(1)) \
443 CASE_##op((val), TRCCIDCVRn(2)) \
444 CASE_##op((val), TRCCIDCVRn(3)) \
445 CASE_##op((val), TRCCIDCVRn(4)) \
446 CASE_##op((val), TRCCIDCVRn(5)) \
447 CASE_##op((val), TRCCIDCVRn(6)) \
448 CASE_##op((val), TRCCIDCVRn(7)) \
H A Dcoresight-etm4x-core.c489 etm4x_relaxed_write64(csa, config->ctxid_pid[i], TRCCIDCVRn(i)); in etm4_enable_hw()
1746 state->trccidcvr[i] = etm4x_read64(csa, TRCCIDCVRn(i)); in __etm4_cpu_save()
1870 etm4x_relaxed_write64(csa, state->trccidcvr[i], TRCCIDCVRn(i)); in __etm4_cpu_restore()
/kernel/linux/linux-5.10/drivers/hwtracing/coresight/
H A Dcoresight-etm4x.h88 #define TRCCIDCVRn(n) (0x600 + (n * 8)) macro
H A Dcoresight-etm4x-core.c190 drvdata->base + TRCCIDCVRn(i)); in etm4_enable_hw()
1244 state->trccidcvr[i] = readq(drvdata->base + TRCCIDCVRn(i)); in etm4_cpu_save()
1359 drvdata->base + TRCCIDCVRn(i)); in etm4_cpu_restore()

Completed in 9 milliseconds