Home
last modified time | relevance | path

Searched refs:SDMA_PKT_WRITE_INCR_MASK_DW0_mask_dw0_shift (Results 1 - 9 of 9) sorted by relevance

/kernel/linux/linux-5.10/drivers/gpu/drm/amd/amdgpu/
H A Diceland_sdma_pkt_open.h1584 #define SDMA_PKT_WRITE_INCR_MASK_DW0_mask_dw0_shift 0 macro
1585 #define SDMA_PKT_WRITE_INCR_MASK_DW0_MASK_DW0(x) (((x) & SDMA_PKT_WRITE_INCR_MASK_DW0_mask_dw0_mask) << SDMA_PKT_WRITE_INCR_MASK_DW0_mask_dw0_shift)
H A Dtonga_sdma_pkt_open.h1584 #define SDMA_PKT_WRITE_INCR_MASK_DW0_mask_dw0_shift 0 macro
1585 #define SDMA_PKT_WRITE_INCR_MASK_DW0_MASK_DW0(x) (((x) & SDMA_PKT_WRITE_INCR_MASK_DW0_mask_dw0_mask) << SDMA_PKT_WRITE_INCR_MASK_DW0_mask_dw0_shift)
H A Dvega10_sdma_pkt_open.h2017 #define SDMA_PKT_WRITE_INCR_MASK_DW0_mask_dw0_shift 0 macro
2018 #define SDMA_PKT_WRITE_INCR_MASK_DW0_MASK_DW0(x) (((x) & SDMA_PKT_WRITE_INCR_MASK_DW0_mask_dw0_mask) << SDMA_PKT_WRITE_INCR_MASK_DW0_mask_dw0_shift)
H A Dnavi10_sdma_pkt_open.h3293 #define SDMA_PKT_WRITE_INCR_MASK_DW0_mask_dw0_shift 0 macro
3294 #define SDMA_PKT_WRITE_INCR_MASK_DW0_MASK_DW0(x) (((x) & SDMA_PKT_WRITE_INCR_MASK_DW0_mask_dw0_mask) << SDMA_PKT_WRITE_INCR_MASK_DW0_mask_dw0_shift)
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/amdgpu/
H A Diceland_sdma_pkt_open.h1584 #define SDMA_PKT_WRITE_INCR_MASK_DW0_mask_dw0_shift 0 macro
1585 #define SDMA_PKT_WRITE_INCR_MASK_DW0_MASK_DW0(x) (((x) & SDMA_PKT_WRITE_INCR_MASK_DW0_mask_dw0_mask) << SDMA_PKT_WRITE_INCR_MASK_DW0_mask_dw0_shift)
H A Dtonga_sdma_pkt_open.h1584 #define SDMA_PKT_WRITE_INCR_MASK_DW0_mask_dw0_shift 0 macro
1585 #define SDMA_PKT_WRITE_INCR_MASK_DW0_MASK_DW0(x) (((x) & SDMA_PKT_WRITE_INCR_MASK_DW0_mask_dw0_mask) << SDMA_PKT_WRITE_INCR_MASK_DW0_mask_dw0_shift)
H A Dvega10_sdma_pkt_open.h2017 #define SDMA_PKT_WRITE_INCR_MASK_DW0_mask_dw0_shift 0 macro
2018 #define SDMA_PKT_WRITE_INCR_MASK_DW0_MASK_DW0(x) (((x) & SDMA_PKT_WRITE_INCR_MASK_DW0_mask_dw0_mask) << SDMA_PKT_WRITE_INCR_MASK_DW0_mask_dw0_shift)
H A Dnavi10_sdma_pkt_open.h3293 #define SDMA_PKT_WRITE_INCR_MASK_DW0_mask_dw0_shift 0 macro
3294 #define SDMA_PKT_WRITE_INCR_MASK_DW0_MASK_DW0(x) (((x) & SDMA_PKT_WRITE_INCR_MASK_DW0_mask_dw0_mask) << SDMA_PKT_WRITE_INCR_MASK_DW0_mask_dw0_shift)
H A Dsdma_v6_0_0_pkt_open.h3824 #define SDMA_PKT_WRITE_INCR_MASK_DW0_mask_dw0_shift 0 macro
3825 #define SDMA_PKT_WRITE_INCR_MASK_DW0_MASK_DW0(x) (((x) & SDMA_PKT_WRITE_INCR_MASK_DW0_mask_dw0_mask) << SDMA_PKT_WRITE_INCR_MASK_DW0_mask_dw0_shift)

Completed in 82 milliseconds