Home
last modified time | relevance | path

Searched refs:SDMA_PKT_WRITE_INCR_INIT_DW0_init_dw0_shift (Results 1 - 9 of 9) sorted by relevance

/kernel/linux/linux-5.10/drivers/gpu/drm/amd/amdgpu/
H A Diceland_sdma_pkt_open.h1598 #define SDMA_PKT_WRITE_INCR_INIT_DW0_init_dw0_shift 0 macro
1599 #define SDMA_PKT_WRITE_INCR_INIT_DW0_INIT_DW0(x) (((x) & SDMA_PKT_WRITE_INCR_INIT_DW0_init_dw0_mask) << SDMA_PKT_WRITE_INCR_INIT_DW0_init_dw0_shift)
H A Dtonga_sdma_pkt_open.h1598 #define SDMA_PKT_WRITE_INCR_INIT_DW0_init_dw0_shift 0 macro
1599 #define SDMA_PKT_WRITE_INCR_INIT_DW0_INIT_DW0(x) (((x) & SDMA_PKT_WRITE_INCR_INIT_DW0_init_dw0_mask) << SDMA_PKT_WRITE_INCR_INIT_DW0_init_dw0_shift)
H A Dvega10_sdma_pkt_open.h2031 #define SDMA_PKT_WRITE_INCR_INIT_DW0_init_dw0_shift 0 macro
2032 #define SDMA_PKT_WRITE_INCR_INIT_DW0_INIT_DW0(x) (((x) & SDMA_PKT_WRITE_INCR_INIT_DW0_init_dw0_mask) << SDMA_PKT_WRITE_INCR_INIT_DW0_init_dw0_shift)
H A Dnavi10_sdma_pkt_open.h3307 #define SDMA_PKT_WRITE_INCR_INIT_DW0_init_dw0_shift 0 macro
3308 #define SDMA_PKT_WRITE_INCR_INIT_DW0_INIT_DW0(x) (((x) & SDMA_PKT_WRITE_INCR_INIT_DW0_init_dw0_mask) << SDMA_PKT_WRITE_INCR_INIT_DW0_init_dw0_shift)
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/amdgpu/
H A Diceland_sdma_pkt_open.h1598 #define SDMA_PKT_WRITE_INCR_INIT_DW0_init_dw0_shift 0 macro
1599 #define SDMA_PKT_WRITE_INCR_INIT_DW0_INIT_DW0(x) (((x) & SDMA_PKT_WRITE_INCR_INIT_DW0_init_dw0_mask) << SDMA_PKT_WRITE_INCR_INIT_DW0_init_dw0_shift)
H A Dtonga_sdma_pkt_open.h1598 #define SDMA_PKT_WRITE_INCR_INIT_DW0_init_dw0_shift 0 macro
1599 #define SDMA_PKT_WRITE_INCR_INIT_DW0_INIT_DW0(x) (((x) & SDMA_PKT_WRITE_INCR_INIT_DW0_init_dw0_mask) << SDMA_PKT_WRITE_INCR_INIT_DW0_init_dw0_shift)
H A Dvega10_sdma_pkt_open.h2031 #define SDMA_PKT_WRITE_INCR_INIT_DW0_init_dw0_shift 0 macro
2032 #define SDMA_PKT_WRITE_INCR_INIT_DW0_INIT_DW0(x) (((x) & SDMA_PKT_WRITE_INCR_INIT_DW0_init_dw0_mask) << SDMA_PKT_WRITE_INCR_INIT_DW0_init_dw0_shift)
H A Dnavi10_sdma_pkt_open.h3307 #define SDMA_PKT_WRITE_INCR_INIT_DW0_init_dw0_shift 0 macro
3308 #define SDMA_PKT_WRITE_INCR_INIT_DW0_INIT_DW0(x) (((x) & SDMA_PKT_WRITE_INCR_INIT_DW0_init_dw0_mask) << SDMA_PKT_WRITE_INCR_INIT_DW0_init_dw0_shift)
H A Dsdma_v6_0_0_pkt_open.h3838 #define SDMA_PKT_WRITE_INCR_INIT_DW0_init_dw0_shift 0 macro
3839 #define SDMA_PKT_WRITE_INCR_INIT_DW0_INIT_DW0(x) (((x) & SDMA_PKT_WRITE_INCR_INIT_DW0_init_dw0_mask) << SDMA_PKT_WRITE_INCR_INIT_DW0_init_dw0_shift)

Completed in 83 milliseconds