Searched refs:RX_MFF_CTRL2 (Results 1 - 4 of 4) sorted by relevance
/kernel/linux/linux-5.10/drivers/net/ethernet/marvell/ |
H A D | skge.c | 1665 skge_write8(hw, SK_REG(port, RX_MFF_CTRL2), MFF_RST_CLR); in genesis_mac_init() 1667 skge_write8(hw, SK_REG(port, RX_MFF_CTRL2), MFF_ENA_OP_MD); in genesis_mac_init() 2704 skge_write8(hw, SK_REG(port, RX_MFF_CTRL2), MFF_RST_SET); in skge_down() 3275 skge_write16(hw, RX_MFF_CTRL2, MFF_CLR_INSTAT); in skge_error_irq()
|
H A D | skge.h | 545 RX_MFF_CTRL2 = 0x0c1c,/* 8 bit Receive MAC FIFO Control Reg 2*/ enumerator 624 /* RX_MFF_CTRL2 8 bit Receive MAC FIFO Control Reg 2 */
|
/kernel/linux/linux-6.6/drivers/net/ethernet/marvell/ |
H A D | skge.c | 1672 skge_write8(hw, SK_REG(port, RX_MFF_CTRL2), MFF_RST_CLR); in genesis_mac_init() 1674 skge_write8(hw, SK_REG(port, RX_MFF_CTRL2), MFF_ENA_OP_MD); in genesis_mac_init() 2711 skge_write8(hw, SK_REG(port, RX_MFF_CTRL2), MFF_RST_SET); in skge_down() 3283 skge_write16(hw, RX_MFF_CTRL2, MFF_CLR_INSTAT); in skge_error_irq()
|
H A D | skge.h | 545 RX_MFF_CTRL2 = 0x0c1c,/* 8 bit Receive MAC FIFO Control Reg 2*/ enumerator 624 /* RX_MFF_CTRL2 8 bit Receive MAC FIFO Control Reg 2 */
|
Completed in 24 milliseconds