REG_DSI_14nm_PHY_CMN_CLK_CFG0 (reference) in projects: kernel - OpenGrok search results

Repository(s)

Full Search		Search through all text tokens(words,strings,identifiers,numbers) in index.
Definition		Only finds symbol definitions(where e.g a variable(function,...) is defined).
Symbol		Only finds symbol(e.g. methods classes,function,variables).
File Path		Path of the source file(use "/").If you want just exact path,enclose it in "".Source files end with: .jar/.bz2/.a/.h/.java...
History		History log comments.
Type		Type of analyzer used to filter file types include with selected(e.g. just C sources).

Help

Searched refs:REG_DSI_14nm_PHY_CMN_CLK_CFG0 (Results 1 - 4 of 4) sorted by relevance

/kernel/linux/linux-5.10/drivers/gpu/drm/msm/dsi/pll/
H A D	dsi_pll_14nm.c	131 /* protects REG_DSI_14nm_PHY_CMN_CLK_CFG0 register / 689 val = pll_read(base + REG_DSI_14nm_PHY_CMN_CLK_CFG0) >> shift; in dsi_pll_14nm_postdiv_recalc_rate() 731 val = pll_read(base + REG_DSI_14nm_PHY_CMN_CLK_CFG0); in dsi_pll_14nm_postdiv_set_rate() 735 pll_write(base + REG_DSI_14nm_PHY_CMN_CLK_CFG0, val); in dsi_pll_14nm_postdiv_set_rate() 744 pll_write(slave_base + REG_DSI_14nm_PHY_CMN_CLK_CFG0, val); in dsi_pll_14nm_postdiv_set_rate() 802 data = pll_read(cmn_base + REG_DSI_14nm_PHY_CMN_CLK_CFG0); in dsi_pll_14nm_save_state() 834 pll_write(cmn_base + REG_DSI_14nm_PHY_CMN_CLK_CFG0, data); in dsi_pll_14nm_restore_state() 841 pll_write(slave_base + REG_DSI_14nm_PHY_CMN_CLK_CFG0, data); in dsi_pll_14nm_restore_state() 979 / N1 postdiv, bits 0-3 in REG_DSI_14nm_PHY_CMN_CLK_CFG0 / in pll_14nm_register() 1017 REG_DSI_14nm_PHY_CMN_CLK_CFG0 in pll_14nm_register() [all...]
/kernel/linux/linux-6.6/drivers/gpu/drm/msm/dsi/phy/
H A D	dsi_phy_14nm.c	76 /* protects REG_DSI_14nm_PHY_CMN_CLK_CFG0 register / 614 val = dsi_phy_read(base + REG_DSI_14nm_PHY_CMN_CLK_CFG0) >> shift; in dsi_pll_14nm_postdiv_recalc_rate() 656 val = dsi_phy_read(base + REG_DSI_14nm_PHY_CMN_CLK_CFG0); in dsi_pll_14nm_postdiv_set_rate() 660 dsi_phy_write(base + REG_DSI_14nm_PHY_CMN_CLK_CFG0, val); in dsi_pll_14nm_postdiv_set_rate() 669 dsi_phy_write(slave_base + REG_DSI_14nm_PHY_CMN_CLK_CFG0, val); in dsi_pll_14nm_postdiv_set_rate() 694 data = dsi_phy_read(cmn_base + REG_DSI_14nm_PHY_CMN_CLK_CFG0); in dsi_14nm_pll_save_state() 726 dsi_phy_write(cmn_base + REG_DSI_14nm_PHY_CMN_CLK_CFG0, data); in dsi_14nm_pll_restore_state() 733 dsi_phy_write(slave_base + REG_DSI_14nm_PHY_CMN_CLK_CFG0, data); in dsi_14nm_pll_restore_state() 831 / N1 postdiv, bits 0-3 in REG_DSI_14nm_PHY_CMN_CLK_CFG0 / in pll_14nm_register() 862 REG_DSI_14nm_PHY_CMN_CLK_CFG0 in pll_14nm_register() [all...]
/kernel/linux/linux-6.6/drivers/gpu/drm/msm/dsi/
H A D	dsi_phy_14nm.xml.h	`64 #define REG_DSI_14nm_PHY_CMN_CLK_CFG0 0x00000010 macro`
/kernel/linux/linux-5.10/drivers/gpu/drm/msm/dsi/
H A D	dsi.xml.h	`1475 #define REG_DSI_14nm_PHY_CMN_CLK_CFG0 0x00000010 macro`

Completed in 10 milliseconds