Home
last modified time | relevance | path

Searched refs:R1 (Results 1 - 25 of 158) sorted by relevance

1234567

/kernel/liteos_a/arch/arm/arm/src/
H A Dlos_hw_runstop.S52 STR R1, [R2, #4]
57 MOV R1, #72 @This number is the total number of bytes in the task context register(R0~R15, SPSR, CPSR).
58 MUL R1, R1, R0
61 ADD R0, R0, R1
64 MOV R1, SP
65 STMFD R0!, {R1}
67 MRS R1, SPSR
68 STMFD R0!, {R1}
70 MOV R1, L
[all...]
H A Dlos_hw_exc.S100 MRS R1, SPSR
101 STMFD SP!, {R1} @save spsr
106 MRS R1, CPSR
117 ORR R1, R1, #(CPSR_INT_DISABLE)
118 BIC R1, R1, #OS_PSR_THUMB
119 MSR CPSR_c, R1
130 LDR R1, [R0, #8] @get pc
131 STMFD SP!, {R1}
[all...]
/kernel/uniproton/src/arch/cpu/armv7-m/cortex-m4/
H A Dprt_dispatch.S115 LDR R1, [R0]
116 ORR R1, R1,#OS_FLG_BGD_ACTIVE
118 STR R1, [R0]
123 LDR R1, =g_runningTask
124 STR R0, [R1]
127 LDRH R1, [R0, #4]
128 ORR R1, R1, #OS_TSK_RUNNING
129 STRH R1, [R
[all...]
H A Dprt_vector.S77 LDR R1, =g_stackEnd
78 MSR MSP, R1
80 LDR R1, =OS_NVIC_VTOR
81 STR R0, [R1]
86 LDR R1, [R0]
87 ORR R1, #OS_NVIC_UBM_FAULT_ENABLE
88 STR R1, [R0]
93 LDR R1, [R0]
94 ORR R1, #OS_NVIC_UBM_DIV_0_TRP_ENABLE
95 STR R1, [R
[all...]
H A Dprt_hw.S41 LDR R1, [R0]
42 ORR R1, R1, #(0xF << 20)
43 STR R1, [R0]
46 LDR R1, [R0]
47 AND R1, R1, #0XBFFFFFFF
48 ORR R1, R1, #0X80000000
49 STR R1, [R
[all...]
H A Dprt_hw_exc.S102 MOV R1, #0
110 MOV R1, #HF_DBGEVT
111 LSL R1, R1, #0x8
112 ORR R0, R1
117 MOV R1, #HF_VECTBL
118 LSL R1, R1, #0x8
119 ORR R0, R1
139 LDR R1,
[all...]
/kernel/linux/linux-5.10/arch/x86/crypto/
H A Dtwofish-x86_64-asm_64.S34 #define R1 %rbx define
206 pushq R1
215 movq (R3), R1
217 input_whitening(R1,%r11,a_offset)
221 shr $32, R1
226 encrypt_round(R0,R1,R2,R3,0);
227 encrypt_round(R2,R3,R0,R1,8);
228 encrypt_round(R0,R1,R2,R3,2*8);
229 encrypt_round(R2,R3,R0,R1,3*8);
230 encrypt_round(R0,R1,R
[all...]
H A Dtwofish-i586-asm_32.S231 encrypt_round(R0,R1,R2,R3,0);
232 encrypt_round(R2,R3,R0,R1,8);
233 encrypt_round(R0,R1,R2,R3,2*8);
234 encrypt_round(R2,R3,R0,R1,3*8);
235 encrypt_round(R0,R1,R2,R3,4*8);
236 encrypt_round(R2,R3,R0,R1,5*8);
237 encrypt_round(R0,R1,R2,R3,6*8);
238 encrypt_round(R2,R3,R0,R1,7*8);
239 encrypt_round(R0,R1,R2,R3,8*8);
240 encrypt_round(R2,R3,R0,R1,
[all...]
/kernel/linux/linux-6.6/arch/x86/crypto/
H A Dtwofish-x86_64-asm_64.S34 #define R1 %rbx define
206 pushq R1
215 movq (R3), R1
217 input_whitening(R1,%r11,a_offset)
221 shr $32, R1
226 encrypt_round(R0,R1,R2,R3,0);
227 encrypt_round(R2,R3,R0,R1,8);
228 encrypt_round(R0,R1,R2,R3,2*8);
229 encrypt_round(R2,R3,R0,R1,3*8);
230 encrypt_round(R0,R1,R
[all...]
H A Dtwofish-i586-asm_32.S231 encrypt_round(R0,R1,R2,R3,0);
232 encrypt_round(R2,R3,R0,R1,8);
233 encrypt_round(R0,R1,R2,R3,2*8);
234 encrypt_round(R2,R3,R0,R1,3*8);
235 encrypt_round(R0,R1,R2,R3,4*8);
236 encrypt_round(R2,R3,R0,R1,5*8);
237 encrypt_round(R0,R1,R2,R3,6*8);
238 encrypt_round(R2,R3,R0,R1,7*8);
239 encrypt_round(R0,R1,R2,R3,8*8);
240 encrypt_round(R2,R3,R0,R1,
[all...]
/kernel/liteos_m/arch/arm/cortex-m33/gcc/TZ/secure/
H A Dlos_secure_context_asm.S48 LDR R1, [R0]
52 BIC R1, R1, R2
55 ORR R1, R1, R2
57 BIC R1, R1, #0x4000
59 ORR R1, R1, R2
60 STR R1, [R
[all...]
/kernel/liteos_m/arch/arm/cortex-m33/iar/TZ/secure/
H A Dlos_secure_context_asm.S46 LDR R1, [R0]
50 BIC R1, R1, R2
53 ORR R1, R1, R2
55 BIC R1, R1, #0x4000
57 ORR R1, R1, R2
58 STR R1, [R
[all...]
/kernel/liteos_m/arch/arm/cortex-m55/gcc/TZ/secure/
H A Dlos_secure_context_asm.S48 LDR R1, [R0]
52 BIC R1, R1, R2
55 ORR R1, R1, R2
57 BIC R1, R1, #0x4000
59 ORR R1, R1, R2
60 STR R1, [R
[all...]
/kernel/liteos_m/arch/arm/cortex-m55/iar/TZ/secure/
H A Dlos_secure_context_asm.S46 LDR R1, [R0]
50 BIC R1, R1, R2
53 ORR R1, R1, R2
55 BIC R1, R1, #0x4000
57 ORR R1, R1, R2
58 STR R1, [R
[all...]
/kernel/liteos_m/arch/arm/cortex-m33/iar/TZ/non_secure/
H A Dlos_dispatch.S70 MOV R1, R0
78 LDR R1, =g_losTask
79 LDR R0, [R1, #4]
82 LDMFD R12!, {R1-R3} /* Read from stack: R1 = secureContext, R2 = stackLmit and R3 = excReturn.*/
84 STR R1, [R4] /* Set the secureContext to g_secureContext handler. */
88 LDR.W R1, =OS_FPU_CPACR
89 LDR R1, [R1]
90 AND R1, R
[all...]
H A Dlos_exc.S68 MOV R1, #0
76 MOV R1, #HF_DEBUGEVT
77 ORR R0, R0, R1, LSL #0x8
82 MOV R1, #HF_VECTBL
83 ORR R0, R0, R1, LSL #0x8
103 LDR R1, =OS_NVIC_BFAR
104 LDR R1, [R1]
109 LDR R1, =OS_NVIC_MMAR
110 LDR R1, [R
[all...]
/kernel/liteos_m/arch/arm/cortex-m55/iar/TZ/non_secure/
H A Dlos_dispatch.S70 MOV R1, R0
78 LDR R1, =g_losTask
79 LDR R0, [R1, #4]
82 LDMFD R12!, {R1-R3} /* Read from stack: R1 = secureContext, R2 = stackLmit and R3 = excReturn.*/
84 STR R1, [R4] /* Set the secureContext to g_secureContext handler. */
88 LDR.W R1, =OS_FPU_CPACR
89 LDR R1, [R1]
90 AND R1, R
[all...]
H A Dlos_exc.S68 MOV R1, #0
76 MOV R1, #HF_DEBUGEVT
77 ORR R0, R0, R1, LSL #0x8
82 MOV R1, #HF_VECTBL
83 ORR R0, R0, R1, LSL #0x8
103 LDR R1, =OS_NVIC_BFAR
104 LDR R1, [R1]
109 LDR R1, =OS_NVIC_MMAR
110 LDR R1, [R
[all...]
/kernel/liteos_m/arch/arm/cortex-m33/gcc/TZ/non_secure/
H A Dlos_dispatch.S53 MOV R1, R0
63 LDR R1, =g_losTask
64 LDR R0, [R1, #4]
67 LDMFD R12!, {R1-R3} /* Read from stack: R1 = secureContext, R2 = stackLmit and R3 = excReturn.*/
69 STR R1, [R4] /* Set the secureContext to g_secureContext handler. */
73 LDR.W R1, =OS_FPU_CPACR
74 LDR R1, [R1]
75 AND R1, R
[all...]
H A Dlos_exc.S75 MOV R1, #0
88 MOV R1, #HF_DEBUGEVT
89 ORR R0, R0, R1, LSL #0x8
94 MOV R1, #HF_VECTBL
95 ORR R0, R0, R1, LSL #0x8
120 LDR R1, =OS_NVIC_BFAR
121 LDR R1, [R1]
131 LDR R1, =OS_NVIC_MMAR
132 LDR R1, [R
[all...]
/kernel/liteos_m/arch/arm/cortex-m55/gcc/TZ/non_secure/
H A Dlos_dispatch.S53 MOV R1, R0
63 LDR R1, =g_losTask
64 LDR R0, [R1, #4]
67 LDMFD R12!, {R1-R3} /* Read from stack: R1 = secureContext, R2 = stackLmit and R3 = excReturn.*/
69 STR R1, [R4] /* Set the secureContext to g_secureContext handler. */
73 LDR.W R1, =OS_FPU_CPACR
74 LDR R1, [R1]
75 AND R1, R
[all...]
H A Dlos_exc.S75 MOV R1, #0
88 MOV R1, #HF_DEBUGEVT
89 ORR R0, R0, R1, LSL #0x8
94 MOV R1, #HF_VECTBL
95 ORR R0, R0, R1, LSL #0x8
120 LDR R1, =OS_NVIC_BFAR
121 LDR R1, [R1]
131 LDR R1, =OS_NVIC_MMAR
132 LDR R1, [R
[all...]
/kernel/linux/linux-6.6/lib/
H A Dtest_bpf.c40 #define R1 BPF_REG_1 macro
491 i = __bpf_ld_imm64(insns, R1, 0x0123456789abcdefULL); in __bpf_fill_max_jmp()
505 insns[i++] = BPF_ALU32_REG(op, R0, R1); in __bpf_fill_max_jmp()
507 insns[i++] = BPF_ALU64_REG(op, R0, R1); in __bpf_fill_max_jmp()
624 insn[i++] = BPF_ALU64_REG(BPF_MOV, R1, R3); in __bpf_fill_alu_shift()
628 insn[i++] = BPF_ALU32_IMM(op, R1, imm); in __bpf_fill_alu_shift()
630 insn[i++] = BPF_ALU32_REG(op, R1, R2); in __bpf_fill_alu_shift()
640 insn[i++] = BPF_ALU64_IMM(op, R1, imm); in __bpf_fill_alu_shift()
642 insn[i++] = BPF_ALU64_REG(op, R1, R2); in __bpf_fill_alu_shift()
654 insn[i++] = BPF_JMP_REG(BPF_JEQ, R1, R in __bpf_fill_alu_shift()
[all...]
/kernel/linux/linux-5.10/lib/
H A Dtest_bpf.c40 #define R1 BPF_REG_1 macro
1109 BPF_ALU64_IMM(BPF_MOV, R1, 1),
1110 BPF_ALU64_IMM(BPF_ADD, R1, 2),
1112 BPF_ALU64_REG(BPF_SUB, R1, R2),
1113 BPF_ALU64_IMM(BPF_ADD, R1, -1),
1114 BPF_ALU64_IMM(BPF_MUL, R1, 3),
1115 BPF_ALU64_REG(BPF_MOV, R0, R1),
1126 BPF_ALU64_IMM(BPF_MOV, R1, -1),
1128 BPF_ALU64_REG(BPF_MUL, R1, R2),
1129 BPF_JMP_IMM(BPF_JEQ, R1,
[all...]
/kernel/liteos_m/arch/arm/cortex-m4/gcc/
H A Dlos_exc.S76 MOV R1, #0
89 MOV R1, #HF_DEBUGEVT
90 ORR R0, R0, R1, LSL #0x8
95 MOV R1, #HF_VECTBL
96 ORR R0, R0, R1, LSL #0x8
121 LDR R1, =OS_NVIC_BFAR
122 LDR R1, [R1]
132 LDR R1, =OS_NVIC_MMAR
133 LDR R1, [R
[all...]

Completed in 12 milliseconds

1234567