Searched refs:OS_NVIC_PENDSV_PRI (Results 1 - 14 of 14) sorted by relevance
/kernel/liteos_m/arch/arm/cortex-m33/gcc/NTZ/ |
H A D | los_dispatch.S | 43 .equ OS_NVIC_PENDSV_PRI, 0xF0F00000 66 ldr r5, =OS_NVIC_PENDSV_PRI
|
/kernel/liteos_m/arch/arm/cortex-m55/gcc/NTZ/ |
H A D | los_dispatch.S | 38 .equ OS_NVIC_PENDSV_PRI, 0xF0F00000 60 ldr r5, =OS_NVIC_PENDSV_PRI
|
/kernel/liteos_m/arch/arm/cortex-m7/gcc/ |
H A D | los_dispatch.S | 40 .equ OS_NVIC_PENDSV_PRI, 0xF0F00000 63 ldr r5, =OS_NVIC_PENDSV_PRI
|
/kernel/liteos_m/arch/arm/cortex-m3/keil/ |
H A D | los_dispatch.S | 45 OS_NVIC_PENDSV_PRI EQU 0xF0F00000 define 55 LDR R5, =OS_NVIC_PENDSV_PRI
|
/kernel/liteos_m/arch/arm/cortex-m4/gcc/ |
H A D | los_dispatch.S | 40 .equ OS_NVIC_PENDSV_PRI, 0xF0F00000
69 ldr r5, =OS_NVIC_PENDSV_PRI
|
/kernel/uniproton/src/arch/cpu/armv7-m/cortex-m4/ |
H A D | prt_dispatch.S | 64 OS_NVIC_PENDSV_PRI = 0xF0F00000 define 101 LDR R5, =OS_NVIC_PENDSV_PRI
|
/kernel/liteos_m/arch/arm/cortex-m33/gcc/TZ/non_secure/ |
H A D | los_dispatch.S | 41 .equ OS_NVIC_PENDSV_PRI, 0xF0F00000 225 LDR R5, =OS_NVIC_PENDSV_PRI
|
/kernel/liteos_m/arch/arm/cortex-m33/iar/NTZ/ |
H A D | los_dispatch.S | 48 OS_NVIC_PENDSV_PRI EQU 0xF0F00000
define 67 LDR R5, =OS_NVIC_PENDSV_PRI
|
/kernel/liteos_m/arch/arm/cortex-m33/iar/TZ/non_secure/ |
H A D | los_dispatch.S | 57 OS_NVIC_PENDSV_PRI EQU 0xF0F00000
define 206 LDR R5, =OS_NVIC_PENDSV_PRI
|
/kernel/liteos_m/arch/arm/cortex-m4/iar/ |
H A D | los_dispatch.S | 48 OS_NVIC_PENDSV_PRI EQU 0xF0F00000
define 67 LDR R5, =OS_NVIC_PENDSV_PRI
|
/kernel/liteos_m/arch/arm/cortex-m55/gcc/TZ/non_secure/ |
H A D | los_dispatch.S | 41 .equ OS_NVIC_PENDSV_PRI, 0xF0F00000 225 LDR R5, =OS_NVIC_PENDSV_PRI
|
/kernel/liteos_m/arch/arm/cortex-m55/iar/NTZ/ |
H A D | los_dispatch.S | 48 OS_NVIC_PENDSV_PRI EQU 0xF0F00000
define 67 LDR R5, =OS_NVIC_PENDSV_PRI
|
/kernel/liteos_m/arch/arm/cortex-m55/iar/TZ/non_secure/ |
H A D | los_dispatch.S | 57 OS_NVIC_PENDSV_PRI EQU 0xF0F00000
define 206 LDR R5, =OS_NVIC_PENDSV_PRI
|
/kernel/liteos_m/arch/arm/cortex-m7/iar/ |
H A D | los_dispatch.S | 48 OS_NVIC_PENDSV_PRI EQU 0xF0F00000
define 67 LDR R5, =OS_NVIC_PENDSV_PRI
|
Completed in 5 milliseconds