Home
last modified time | relevance | path

Searched refs:NV04_PFIFO_CACHE1_DMA_PUT (Results 1 - 12 of 12) sorted by relevance

/kernel/linux/linux-5.10/drivers/gpu/drm/nouveau/nvkm/engine/fifo/
H A Dnv10.c30 { 32, 0, 0x00, 0, NV04_PFIFO_CACHE1_DMA_PUT },
H A Dnv17.c33 { 32, 0, 0x00, 0, NV04_PFIFO_CACHE1_DMA_PUT },
H A Dregsnv04.h109 #define NV04_PFIFO_CACHE1_DMA_PUT 0x00003240 macro
H A Dnv40.c34 { 32, 0, 0x00, 0, NV04_PFIFO_CACHE1_DMA_PUT },
H A Dnv04.c36 { 32, 0, 0x00, 0, NV04_PFIFO_CACHE1_DMA_PUT },
/kernel/linux/linux-6.6/drivers/gpu/drm/nouveau/nvkm/engine/fifo/
H A Dnv10.c61 { 32, 0, 0x00, 0, NV04_PFIFO_CACHE1_DMA_PUT },
H A Dregsnv04.h109 #define NV04_PFIFO_CACHE1_DMA_PUT 0x00003240 macro
H A Dnv17.c62 { 32, 0, 0x00, 0, NV04_PFIFO_CACHE1_DMA_PUT },
H A Dnv40.c65 { 32, 0, 0x00, 0, NV04_PFIFO_CACHE1_DMA_PUT },
H A Dnv04.c140 { 32, 0, 0x00, 0, NV04_PFIFO_CACHE1_DMA_PUT },
/kernel/linux/linux-5.10/drivers/gpu/drm/nouveau/
H A Dnouveau_reg.h545 #define NV04_PFIFO_CACHE1_DMA_PUT 0x00003240 macro
/kernel/linux/linux-6.6/drivers/gpu/drm/nouveau/
H A Dnouveau_reg.h545 #define NV04_PFIFO_CACHE1_DMA_PUT 0x00003240 macro

Completed in 13 milliseconds