Searched refs:MSR_P4_TBPU_ESCR0 (Results 1 - 7 of 7) sorted by relevance
| /kernel/linux/linux-5.10/arch/x86/oprofile/ |
| H A D | op_model_p4.c | 333 { { CTR_MS_0, MSR_P4_TBPU_ESCR0},
339 { { CTR_MS_0, MSR_P4_TBPU_ESCR0},
|
| /kernel/linux/linux-5.10/arch/x86/events/intel/ |
| H A D | p4.c | 347 .escr_msr = { MSR_P4_TBPU_ESCR0 , MSR_P4_TBPU_ESCR0 },
357 .escr_msr = { MSR_P4_TBPU_ESCR0 , MSR_P4_TBPU_ESCR1 },
1171 P4_ESCR_MSR_TABLE_ENTRY(MSR_P4_TBPU_ESCR0),
|
| /kernel/linux/linux-6.6/arch/x86/events/intel/ |
| H A D | p4.c | 347 .escr_msr = { MSR_P4_TBPU_ESCR0 , MSR_P4_TBPU_ESCR0 },
357 .escr_msr = { MSR_P4_TBPU_ESCR0 , MSR_P4_TBPU_ESCR1 },
1204 P4_ESCR_MSR_TABLE_ENTRY(MSR_P4_TBPU_ESCR0),
|
| /kernel/linux/linux-5.10/arch/x86/include/asm/ |
| H A D | msr-index.h | 932 #define MSR_P4_TBPU_ESCR0 0x000003c2 macro
|
| /kernel/linux/linux-5.10/tools/arch/x86/include/asm/ |
| H A D | msr-index.h | 898 #define MSR_P4_TBPU_ESCR0 0x000003c2 macro
|
| /kernel/linux/linux-6.6/arch/x86/include/asm/ |
| H A D | msr-index.h | 1047 #define MSR_P4_TBPU_ESCR0 0x000003c2 macro
|
| /kernel/linux/linux-6.6/tools/arch/x86/include/asm/ |
| H A D | msr-index.h | 1033 #define MSR_P4_TBPU_ESCR0 0x000003c2 macro
|
Completed in 18 milliseconds