Home
last modified time | relevance | path

Searched refs:MC_SEQ_WR_CTL_2 (Results 1 - 12 of 12) sorted by relevance

/kernel/linux/linux-5.10/drivers/gpu/drm/amd/amdgpu/
H A Dsid.h592 #define MC_SEQ_WR_CTL_2 0xAD5 macro
/kernel/linux/linux-5.10/drivers/gpu/drm/radeon/
H A Dcikd.h716 #define MC_SEQ_WR_CTL_2 0x2b54 macro
H A Dsid.h591 #define MC_SEQ_WR_CTL_2 0x2b54 macro
H A Dci_dpm.c4454 case MC_SEQ_WR_CTL_2 >> 2: in ci_check_s0_mc_reg_index()
4563 case MC_SEQ_WR_CTL_2: in ci_register_patching_mc_seq()
4640 WREG32(MC_SEQ_WR_CTL_2_LP, RREG32(MC_SEQ_WR_CTL_2)); in ci_initialize_mc_reg_table()
H A Dsi_dpm.c5452 case MC_SEQ_WR_CTL_2 >> 2: in si_check_s0_mc_reg_index()
5540 WREG32(MC_SEQ_WR_CTL_2_LP, RREG32(MC_SEQ_WR_CTL_2)); in si_initialize_mc_reg_table()
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/amdgpu/
H A Dsid.h592 #define MC_SEQ_WR_CTL_2 0xAD5 macro
/kernel/linux/linux-6.6/drivers/gpu/drm/radeon/
H A Dcikd.h716 #define MC_SEQ_WR_CTL_2 0x2b54 macro
H A Dsid.h591 #define MC_SEQ_WR_CTL_2 0x2b54 macro
H A Dci_dpm.c4430 case MC_SEQ_WR_CTL_2 >> 2: in ci_check_s0_mc_reg_index()
4539 case MC_SEQ_WR_CTL_2: in ci_register_patching_mc_seq()
4616 WREG32(MC_SEQ_WR_CTL_2_LP, RREG32(MC_SEQ_WR_CTL_2)); in ci_initialize_mc_reg_table()
H A Dsi_dpm.c5450 case MC_SEQ_WR_CTL_2 >> 2: in si_check_s0_mc_reg_index()
5538 WREG32(MC_SEQ_WR_CTL_2_LP, RREG32(MC_SEQ_WR_CTL_2)); in si_initialize_mc_reg_table()
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/pm/powerplay/
H A Dsi_dpm.c5903 case MC_SEQ_WR_CTL_2: in si_check_s0_mc_reg_index()
5991 WREG32(MC_SEQ_WR_CTL_2_LP, RREG32(MC_SEQ_WR_CTL_2)); in si_initialize_mc_reg_table()
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/pm/legacy-dpm/
H A Dsi_dpm.c5943 case MC_SEQ_WR_CTL_2: in si_check_s0_mc_reg_index()
6031 WREG32(MC_SEQ_WR_CTL_2_LP, RREG32(MC_SEQ_WR_CTL_2)); in si_initialize_mc_reg_table()

Completed in 93 milliseconds