/kernel/linux/linux-5.10/drivers/pinctrl/renesas/ |
H A D | pfc-r8a77970.c | 122 #define GPSR3_2 F_(VI1_HSYNC_N, IP5_11_8) 195 #define IP5_11_8 FM(VI1_HSYNC_N) FM(MSIOF1_SCK) F_(0, 0) FM(D1) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) macro 270 FM(IP4_11_8) IP4_11_8 FM(IP5_11_8) IP5_11_8 FM(IP6_11_8) IP6_11_8 FM(IP7_11_8) IP7_11_8 \ 566 PINMUX_IPSR_GPSR(IP5_11_8, VI1_HSYNC_N), 567 PINMUX_IPSR_GPSR(IP5_11_8, MSIOF1_SCK), 568 PINMUX_IPSR_GPSR(IP5_11_8, D1), 2396 IP5_11_8
|
H A D | pfc-r8a77990.c | 91 #define GPSR1_19 F_(A19, IP5_11_8) 258 #define IP5_11_8 FM(A19) FM(MSIOF1_SCK) F_(0, 0) FM(VI4_DATA22) FM(VI5_DATA2_A) FM(DU_DB1) F_(0, 0) FM(HTX4_E) FM(LCDOUT1) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) macro 397 FM(IP4_11_8) IP4_11_8 FM(IP5_11_8) IP5_11_8 FM(IP6_11_8) IP6_11_8 FM(IP7_11_8) IP7_11_8 \ 811 PINMUX_IPSR_GPSR(IP5_11_8, A19), 812 PINMUX_IPSR_GPSR(IP5_11_8, MSIOF1_SCK), 813 PINMUX_IPSR_GPSR(IP5_11_8, VI4_DATA22), 814 PINMUX_IPSR_MSEL(IP5_11_8, VI5_DATA2_A, SEL_VIN5_0), 815 PINMUX_IPSR_GPSR(IP5_11_8, DU_DB1), 816 PINMUX_IPSR_GPSR(IP5_11_8, HTX4_ [all...] |
H A D | pfc-r8a77980.c | 136 #define GPSR3_2 F_(VI1_HSYNC_N, IP5_11_8) 228 #define IP5_11_8 FM(VI1_HSYNC_N) FM(MSIOF1_SCK) F_(0, 0) FM(D1) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) macro 321 FM(IP4_11_8) IP4_11_8 FM(IP5_11_8) IP5_11_8 FM(IP6_11_8) IP6_11_8 FM(IP7_11_8) IP7_11_8 \ 643 PINMUX_IPSR_GPSR(IP5_11_8, VI1_HSYNC_N), 644 PINMUX_IPSR_GPSR(IP5_11_8, MSIOF1_SCK), 645 PINMUX_IPSR_GPSR(IP5_11_8, D1), 2818 IP5_11_8
|
H A D | pfc-r8a77995.c | 107 #define GPSR2_4 F_(VI4_DATA3, IP5_11_8) 243 #define IP5_11_8 FM(VI4_DATA3) FM(PWM3_A) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) macro 360 FM(IP4_11_8) IP4_11_8 FM(IP5_11_8) IP5_11_8 FM(IP6_11_8) IP6_11_8 FM(IP7_11_8) IP7_11_8 \ 688 PINMUX_IPSR_GPSR(IP5_11_8, VI4_DATA3), 689 PINMUX_IPSR_MSEL(IP5_11_8, PWM3_A, SEL_PWM3_0), 2677 IP5_11_8
|
H A D | pfc-r8a77470.c | 703 PINMUX_IPSR_GPSR(IP5_11_8, DU0_DG1), 704 PINMUX_IPSR_MSEL(IP5_11_8, TX3_B, SEL_SCIF3_1), 705 PINMUX_IPSR_MSEL(IP5_11_8, SDA3_D, SEL_I2C03_3), 706 PINMUX_IPSR_GPSR(IP5_11_8, PWM3_B), 707 PINMUX_IPSR_GPSR(IP5_11_8, A9), 2907 /* IP5_11_8 [4] */
|
H A D | pfc-r8a77951.c | 101 #define GPSR1_27 F_(EX_WAIT0_A, IP5_11_8) 299 #define IP5_11_8 FM(EX_WAIT0_A) FM(QCLK) F_(0, 0) F_(0, 0) FM(VI4_CLK) F_(0, 0) FM(DU_DOTCLKOUT0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) macro 457 FM(IP4_11_8) IP4_11_8 FM(IP5_11_8) IP5_11_8 FM(IP6_11_8) IP6_11_8 FM(IP7_11_8) IP7_11_8 \ 922 PINMUX_IPSR_MSEL(IP5_11_8, EX_WAIT0_A, SEL_LBSC_0), 923 PINMUX_IPSR_GPSR(IP5_11_8, QCLK), 924 PINMUX_IPSR_GPSR(IP5_11_8, VI4_CLK), 925 PINMUX_IPSR_GPSR(IP5_11_8, DU_DOTCLKOUT0), 5445 IP5_11_8
|
H A D | pfc-r8a77965.c | 106 #define GPSR1_27 F_(EX_WAIT0_A, IP5_11_8) 304 #define IP5_11_8 FM(EX_WAIT0_A) FM(QCLK) F_(0, 0) F_(0, 0) FM(VI4_CLK) F_(0, 0) FM(DU_DOTCLKOUT0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) macro 462 FM(IP4_11_8) IP4_11_8 FM(IP5_11_8) IP5_11_8 FM(IP6_11_8) IP6_11_8 FM(IP7_11_8) IP7_11_8 \ 928 PINMUX_IPSR_MSEL(IP5_11_8, EX_WAIT0_A, SEL_LBSC_0), 929 PINMUX_IPSR_GPSR(IP5_11_8, QCLK), 930 PINMUX_IPSR_GPSR(IP5_11_8, VI4_CLK), 931 PINMUX_IPSR_GPSR(IP5_11_8, DU_DOTCLKOUT0), 5651 IP5_11_8
|
H A D | pfc-r8a7796.c | 106 #define GPSR1_27 F_(EX_WAIT0_A, IP5_11_8) 304 #define IP5_11_8 FM(EX_WAIT0_A) FM(QCLK) F_(0, 0) F_(0, 0) FM(VI4_CLK) F_(0, 0) FM(DU_DOTCLKOUT0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) macro 462 FM(IP4_11_8) IP4_11_8 FM(IP5_11_8) IP5_11_8 FM(IP6_11_8) IP6_11_8 FM(IP7_11_8) IP7_11_8 \ 926 PINMUX_IPSR_MSEL(IP5_11_8, EX_WAIT0_A, SEL_LBSC_0), 927 PINMUX_IPSR_GPSR(IP5_11_8, QCLK), 928 PINMUX_IPSR_GPSR(IP5_11_8, VI4_CLK), 929 PINMUX_IPSR_GPSR(IP5_11_8, DU_DOTCLKOUT0), 5398 IP5_11_8
|
H A D | pfc-r8a77950.c | 100 #define GPSR1_27 F_(EX_WAIT0_A, IP5_11_8) 298 #define IP5_11_8 FM(EX_WAIT0_A) FM(QCLK) F_(0, 0) F_(0, 0) FM(VI4_CLK) F_(0, 0) FM(DU_DOTCLKOUT0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) macro 447 FM(IP4_11_8) IP4_11_8 FM(IP5_11_8) IP5_11_8 FM(IP6_11_8) IP6_11_8 FM(IP7_11_8) IP7_11_8 \ 915 PINMUX_IPSR_MSEL(IP5_11_8, EX_WAIT0_A, SEL_LBSC_0), 916 PINMUX_IPSR_GPSR(IP5_11_8, QCLK), 917 PINMUX_IPSR_GPSR(IP5_11_8, VI4_CLK), 918 PINMUX_IPSR_GPSR(IP5_11_8, DU_DOTCLKOUT0), 5084 IP5_11_8
|
/kernel/linux/linux-6.6/drivers/pinctrl/renesas/ |
H A D | pfc-r8a77970.c | 133 #define GPSR3_2 F_(VI1_HSYNC_N, IP5_11_8) 206 #define IP5_11_8 FM(VI1_HSYNC_N) FM(MSIOF1_SCK) F_(0, 0) FM(D1) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) macro 280 FM(IP4_11_8) IP4_11_8 FM(IP5_11_8) IP5_11_8 FM(IP6_11_8) IP6_11_8 FM(IP7_11_8) IP7_11_8 \ 575 PINMUX_IPSR_GPSR(IP5_11_8, VI1_HSYNC_N), 576 PINMUX_IPSR_GPSR(IP5_11_8, MSIOF1_SCK), 577 PINMUX_IPSR_GPSR(IP5_11_8, D1), 2288 IP5_11_8
|
H A D | pfc-r8a77990.c | 91 #define GPSR1_19 F_(A19, IP5_11_8) 258 #define IP5_11_8 FM(A19) FM(MSIOF1_SCK) F_(0, 0) FM(VI4_DATA22) FM(VI5_DATA2_A) FM(DU_DB1) F_(0, 0) FM(HTX4_E) FM(LCDOUT1) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) macro 397 FM(IP4_11_8) IP4_11_8 FM(IP5_11_8) IP5_11_8 FM(IP6_11_8) IP6_11_8 FM(IP7_11_8) IP7_11_8 \ 812 PINMUX_IPSR_GPSR(IP5_11_8, A19), 813 PINMUX_IPSR_GPSR(IP5_11_8, MSIOF1_SCK), 814 PINMUX_IPSR_GPSR(IP5_11_8, VI4_DATA22), 815 PINMUX_IPSR_MSEL(IP5_11_8, VI5_DATA2_A, SEL_VIN5_0), 816 PINMUX_IPSR_GPSR(IP5_11_8, DU_DB1), 817 PINMUX_IPSR_GPSR(IP5_11_8, HTX4_ [all...] |
H A D | pfc-r8a77980.c | 148 #define GPSR3_2 F_(VI1_HSYNC_N, IP5_11_8) 240 #define IP5_11_8 FM(VI1_HSYNC_N) FM(MSIOF1_SCK) F_(0, 0) FM(D1) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) macro 330 FM(IP4_11_8) IP4_11_8 FM(IP5_11_8) IP5_11_8 FM(IP6_11_8) IP6_11_8 FM(IP7_11_8) IP7_11_8 \ 652 PINMUX_IPSR_GPSR(IP5_11_8, VI1_HSYNC_N), 653 PINMUX_IPSR_GPSR(IP5_11_8, MSIOF1_SCK), 654 PINMUX_IPSR_GPSR(IP5_11_8, D1), 2742 IP5_11_8
|
H A D | pfc-r8a77995.c | 118 #define GPSR2_4 F_(VI4_DATA3, IP5_11_8) 254 #define IP5_11_8 FM(VI4_DATA3) FM(PWM3_A) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) macro 371 FM(IP4_11_8) IP4_11_8 FM(IP5_11_8) IP5_11_8 FM(IP6_11_8) IP6_11_8 FM(IP7_11_8) IP7_11_8 \ 699 PINMUX_IPSR_GPSR(IP5_11_8, VI4_DATA3), 700 PINMUX_IPSR_MSEL(IP5_11_8, PWM3_A, SEL_PWM3_0), 2729 IP5_11_8
|
H A D | pfc-r8a77470.c | 713 PINMUX_IPSR_GPSR(IP5_11_8, DU0_DG1), 714 PINMUX_IPSR_MSEL(IP5_11_8, TX3_B, SEL_SCIF3_1), 715 PINMUX_IPSR_MSEL(IP5_11_8, SDA3_D, SEL_I2C03_3), 716 PINMUX_IPSR_GPSR(IP5_11_8, PWM3_B), 717 PINMUX_IPSR_GPSR(IP5_11_8, A9), 2822 /* IP5_11_8 [4] */
|
H A D | pfc-r8a77951.c | 100 #define GPSR1_27 F_(EX_WAIT0_A, IP5_11_8) 298 #define IP5_11_8 FM(EX_WAIT0_A) FM(QCLK) F_(0, 0) F_(0, 0) FM(VI4_CLK) F_(0, 0) FM(DU_DOTCLKOUT0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) macro 456 FM(IP4_11_8) IP4_11_8 FM(IP5_11_8) IP5_11_8 FM(IP6_11_8) IP6_11_8 FM(IP7_11_8) IP7_11_8 \ 921 PINMUX_IPSR_MSEL(IP5_11_8, EX_WAIT0_A, SEL_LBSC_0), 922 PINMUX_IPSR_GPSR(IP5_11_8, QCLK), 923 PINMUX_IPSR_GPSR(IP5_11_8, VI4_CLK), 924 PINMUX_IPSR_GPSR(IP5_11_8, DU_DOTCLKOUT0), 5403 IP5_11_8
|
H A D | pfc-r8a77965.c | 105 #define GPSR1_27 F_(EX_WAIT0_A, IP5_11_8) 303 #define IP5_11_8 FM(EX_WAIT0_A) FM(QCLK) F_(0, 0) F_(0, 0) FM(VI4_CLK) F_(0, 0) FM(DU_DOTCLKOUT0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) macro 461 FM(IP4_11_8) IP4_11_8 FM(IP5_11_8) IP5_11_8 FM(IP6_11_8) IP6_11_8 FM(IP7_11_8) IP7_11_8 \ 927 PINMUX_IPSR_MSEL(IP5_11_8, EX_WAIT0_A, SEL_LBSC_0), 928 PINMUX_IPSR_GPSR(IP5_11_8, QCLK), 929 PINMUX_IPSR_GPSR(IP5_11_8, VI4_CLK), 930 PINMUX_IPSR_GPSR(IP5_11_8, DU_DOTCLKOUT0), 5599 IP5_11_8
|
H A D | pfc-r8a7796.c | 105 #define GPSR1_27 F_(EX_WAIT0_A, IP5_11_8) 303 #define IP5_11_8 FM(EX_WAIT0_A) FM(QCLK) F_(0, 0) F_(0, 0) FM(VI4_CLK) F_(0, 0) FM(DU_DOTCLKOUT0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) macro 461 FM(IP4_11_8) IP4_11_8 FM(IP5_11_8) IP5_11_8 FM(IP6_11_8) IP6_11_8 FM(IP7_11_8) IP7_11_8 \ 925 PINMUX_IPSR_MSEL(IP5_11_8, EX_WAIT0_A, SEL_LBSC_0), 926 PINMUX_IPSR_GPSR(IP5_11_8, QCLK), 927 PINMUX_IPSR_GPSR(IP5_11_8, VI4_CLK), 928 PINMUX_IPSR_GPSR(IP5_11_8, DU_DOTCLKOUT0), 5358 IP5_11_8
|