Home
last modified time | relevance | path

Searched refs:IP3_27_24 (Results 1 - 17 of 17) sorted by relevance

/kernel/linux/linux-5.10/drivers/pinctrl/renesas/
H A Dpfc-r8a77970.c98 #define GPSR2_7 F_(VI0_DATA3, IP3_27_24)
183 #define IP3_27_24 FM(VI0_DATA3) FM(HSCK1) FM(SCL3_A) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) macro
265 FM(IP0_27_24) IP0_27_24 FM(IP1_27_24) IP1_27_24 FM(IP2_27_24) IP2_27_24 FM(IP3_27_24) IP3_27_24 \
511 PINMUX_IPSR_GPSR(IP3_27_24, VI0_DATA3),
512 PINMUX_IPSR_GPSR(IP3_27_24, HSCK1),
513 PINMUX_IPSR_MSEL(IP3_27_24, SCL3_A, SEL_I2C3_0),
2372 IP3_27_24
H A Dpfc-r8a77995.c54 #define GPSR1_23 F_(DU_DR7, IP3_27_24)
229 #define IP3_27_24 FM(DU_DR7) FM(LCDOUT23) FM(TCLK1_B) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) macro
355 FM(IP0_27_24) IP0_27_24 FM(IP1_27_24) IP1_27_24 FM(IP2_27_24) IP2_27_24 FM(IP3_27_24) IP3_27_24 \
643 PINMUX_IPSR_GPSR(IP3_27_24, DU_DR7),
644 PINMUX_IPSR_GPSR(IP3_27_24, LCDOUT23),
645 PINMUX_IPSR_MSEL(IP3_27_24, TCLK1_B, SEL_TMU_1_1),
2653 IP3_27_24
H A Dpfc-r8a77990.c103 #define GPSR1_7 F_(A7, IP3_27_24)
244 #define IP3_27_24 FM(A7) FM(TX4_A) FM(MSIOF3_TXD_B) FM(VI4_DATA11) F_(0, 0) F_(0, 0) FM(RIF2_D1_B) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) macro
392 FM(IP0_27_24) IP0_27_24 FM(IP1_27_24) IP1_27_24 FM(IP2_27_24) IP2_27_24 FM(IP3_27_24) IP3_27_24 \
714 PINMUX_IPSR_GPSR(IP3_27_24, A7),
715 PINMUX_IPSR_GPSR(IP3_27_24, TX4_A),
716 PINMUX_IPSR_GPSR(IP3_27_24, MSIOF3_TXD_B),
717 PINMUX_IPSR_GPSR(IP3_27_24, VI4_DATA11),
718 PINMUX_IPSR_MSEL(IP3_27_24, RIF2_D1_B, SEL_DRIF2_1),
4800 IP3_27_24
[all...]
H A Dpfc-r8a77980.c112 #define GPSR2_7 F_(VI0_DATA3, IP3_27_24)
216 #define IP3_27_24 FM(VI0_DATA3) FM(HSCK1) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) macro
316 FM(IP0_27_24) IP0_27_24 FM(IP1_27_24) IP1_27_24 FM(IP2_27_24) IP2_27_24 FM(IP3_27_24) IP3_27_24 \
594 PINMUX_IPSR_GPSR(IP3_27_24, VI0_DATA3),
595 PINMUX_IPSR_GPSR(IP3_27_24, HSCK1),
2794 IP3_27_24
H A Dpfc-r8a77951.c113 #define GPSR1_15 F_(A15, IP3_27_24)
287 #define IP3_27_24 FM(A15) FM(LCDOUT15) FM(MSIOF3_TXD_C) F_(0, 0) FM(HRTS4_N) FM(VI5_DATA11) FM(DU_DG7) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) macro
452 FM(IP0_27_24) IP0_27_24 FM(IP1_27_24) IP1_27_24 FM(IP2_27_24) IP2_27_24 FM(IP3_27_24) IP3_27_24 \
846 PINMUX_IPSR_GPSR(IP3_27_24, A15),
847 PINMUX_IPSR_GPSR(IP3_27_24, LCDOUT15),
848 PINMUX_IPSR_MSEL(IP3_27_24, MSIOF3_TXD_C, SEL_MSIOF3_2),
849 PINMUX_IPSR_GPSR(IP3_27_24, HRTS4_N),
850 PINMUX_IPSR_GPSR(IP3_27_24, VI5_DATA11),
851 PINMUX_IPSR_GPSR(IP3_27_24, DU_DG
[all...]
H A Dpfc-r8a77965.c118 #define GPSR1_15 F_(A15, IP3_27_24)
292 #define IP3_27_24 FM(A15) FM(LCDOUT15) FM(MSIOF3_TXD_C) F_(0, 0) FM(HRTS4_N) FM(VI5_DATA11) FM(DU_DG7) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) macro
457 FM(IP0_27_24) IP0_27_24 FM(IP1_27_24) IP1_27_24 FM(IP2_27_24) IP2_27_24 FM(IP3_27_24) IP3_27_24 \
852 PINMUX_IPSR_GPSR(IP3_27_24, A15),
853 PINMUX_IPSR_GPSR(IP3_27_24, LCDOUT15),
854 PINMUX_IPSR_MSEL(IP3_27_24, MSIOF3_TXD_C, SEL_MSIOF3_2),
855 PINMUX_IPSR_GPSR(IP3_27_24, HRTS4_N),
856 PINMUX_IPSR_GPSR(IP3_27_24, VI5_DATA11),
857 PINMUX_IPSR_GPSR(IP3_27_24, DU_DG
[all...]
H A Dpfc-r8a7796.c118 #define GPSR1_15 F_(A15, IP3_27_24)
292 #define IP3_27_24 FM(A15) FM(LCDOUT15) FM(MSIOF3_TXD_C) F_(0, 0) FM(HRTS4_N) FM(VI5_DATA11) FM(DU_DG7) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) macro
457 FM(IP0_27_24) IP0_27_24 FM(IP1_27_24) IP1_27_24 FM(IP2_27_24) IP2_27_24 FM(IP3_27_24) IP3_27_24 \
850 PINMUX_IPSR_GPSR(IP3_27_24, A15),
851 PINMUX_IPSR_GPSR(IP3_27_24, LCDOUT15),
852 PINMUX_IPSR_MSEL(IP3_27_24, MSIOF3_TXD_C, SEL_MSIOF3_2),
853 PINMUX_IPSR_GPSR(IP3_27_24, HRTS4_N),
854 PINMUX_IPSR_GPSR(IP3_27_24, VI5_DATA11),
855 PINMUX_IPSR_GPSR(IP3_27_24, DU_DG
[all...]
H A Dpfc-r8a77950.c112 #define GPSR1_15 F_(A15, IP3_27_24)
286 #define IP3_27_24 FM(A15) FM(LCDOUT15) FM(MSIOF3_TXD_C) F_(0, 0) FM(HRTS4_N) FM(VI5_DATA11) FM(DU_DG7) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) macro
442 FM(IP0_27_24) IP0_27_24 FM(IP1_27_24) IP1_27_24 FM(IP2_27_24) IP2_27_24 FM(IP3_27_24) IP3_27_24 \
839 PINMUX_IPSR_GPSR(IP3_27_24, A15),
840 PINMUX_IPSR_GPSR(IP3_27_24, LCDOUT15),
841 PINMUX_IPSR_MSEL(IP3_27_24, MSIOF3_TXD_C, SEL_MSIOF3_2),
842 PINMUX_IPSR_GPSR(IP3_27_24, HRTS4_N),
843 PINMUX_IPSR_GPSR(IP3_27_24, VI5_DATA11),
844 PINMUX_IPSR_GPSR(IP3_27_24, DU_DG
[all...]
H A Dpfc-r8a77470.c657 PINMUX_IPSR_GPSR(IP3_27_24, QSPI0_IO3),
658 PINMUX_IPSR_GPSR(IP3_27_24, RD_N),
2838 /* IP3_27_24 [4] */
/kernel/linux/linux-6.6/drivers/pinctrl/renesas/
H A Dpfc-r8a77970.c109 #define GPSR2_7 F_(VI0_DATA3, IP3_27_24)
194 #define IP3_27_24 FM(VI0_DATA3) FM(HSCK1) FM(SCL3_A) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) macro
275 FM(IP0_27_24) IP0_27_24 FM(IP1_27_24) IP1_27_24 FM(IP2_27_24) IP2_27_24 FM(IP3_27_24) IP3_27_24 \
520 PINMUX_IPSR_GPSR(IP3_27_24, VI0_DATA3),
521 PINMUX_IPSR_GPSR(IP3_27_24, HSCK1),
522 PINMUX_IPSR_MSEL(IP3_27_24, SCL3_A, SEL_I2C3_0),
2264 IP3_27_24
H A Dpfc-r8a77995.c65 #define GPSR1_23 F_(DU_DR7, IP3_27_24)
240 #define IP3_27_24 FM(DU_DR7) FM(LCDOUT23) FM(TCLK1_B) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) macro
366 FM(IP0_27_24) IP0_27_24 FM(IP1_27_24) IP1_27_24 FM(IP2_27_24) IP2_27_24 FM(IP3_27_24) IP3_27_24 \
654 PINMUX_IPSR_GPSR(IP3_27_24, DU_DR7),
655 PINMUX_IPSR_GPSR(IP3_27_24, LCDOUT23),
656 PINMUX_IPSR_MSEL(IP3_27_24, TCLK1_B, SEL_TMU_1_1),
2705 IP3_27_24
H A Dpfc-r8a77990.c103 #define GPSR1_7 F_(A7, IP3_27_24)
244 #define IP3_27_24 FM(A7) FM(TX4_A) FM(MSIOF3_TXD_B) FM(VI4_DATA11) F_(0, 0) F_(0, 0) FM(RIF2_D1_B) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) macro
392 FM(IP0_27_24) IP0_27_24 FM(IP1_27_24) IP1_27_24 FM(IP2_27_24) IP2_27_24 FM(IP3_27_24) IP3_27_24 \
715 PINMUX_IPSR_GPSR(IP3_27_24, A7),
716 PINMUX_IPSR_GPSR(IP3_27_24, TX4_A),
717 PINMUX_IPSR_GPSR(IP3_27_24, MSIOF3_TXD_B),
718 PINMUX_IPSR_GPSR(IP3_27_24, VI4_DATA11),
719 PINMUX_IPSR_MSEL(IP3_27_24, RIF2_D1_B, SEL_DRIF2_1),
4820 IP3_27_24
[all...]
H A Dpfc-r8a77980.c124 #define GPSR2_7 F_(VI0_DATA3, IP3_27_24)
228 #define IP3_27_24 FM(VI0_DATA3) FM(HSCK1) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) macro
325 FM(IP0_27_24) IP0_27_24 FM(IP1_27_24) IP1_27_24 FM(IP2_27_24) IP2_27_24 FM(IP3_27_24) IP3_27_24 \
603 PINMUX_IPSR_GPSR(IP3_27_24, VI0_DATA3),
604 PINMUX_IPSR_GPSR(IP3_27_24, HSCK1),
2718 IP3_27_24
H A Dpfc-r8a77951.c112 #define GPSR1_15 F_(A15, IP3_27_24)
286 #define IP3_27_24 FM(A15) FM(LCDOUT15) FM(MSIOF3_TXD_C) F_(0, 0) FM(HRTS4_N) FM(VI5_DATA11) FM(DU_DG7) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) macro
451 FM(IP0_27_24) IP0_27_24 FM(IP1_27_24) IP1_27_24 FM(IP2_27_24) IP2_27_24 FM(IP3_27_24) IP3_27_24 \
845 PINMUX_IPSR_GPSR(IP3_27_24, A15),
846 PINMUX_IPSR_GPSR(IP3_27_24, LCDOUT15),
847 PINMUX_IPSR_MSEL(IP3_27_24, MSIOF3_TXD_C, SEL_MSIOF3_2),
848 PINMUX_IPSR_GPSR(IP3_27_24, HRTS4_N),
849 PINMUX_IPSR_GPSR(IP3_27_24, VI5_DATA11),
850 PINMUX_IPSR_GPSR(IP3_27_24, DU_DG
[all...]
H A Dpfc-r8a77965.c117 #define GPSR1_15 F_(A15, IP3_27_24)
291 #define IP3_27_24 FM(A15) FM(LCDOUT15) FM(MSIOF3_TXD_C) F_(0, 0) FM(HRTS4_N) FM(VI5_DATA11) FM(DU_DG7) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) macro
456 FM(IP0_27_24) IP0_27_24 FM(IP1_27_24) IP1_27_24 FM(IP2_27_24) IP2_27_24 FM(IP3_27_24) IP3_27_24 \
851 PINMUX_IPSR_GPSR(IP3_27_24, A15),
852 PINMUX_IPSR_GPSR(IP3_27_24, LCDOUT15),
853 PINMUX_IPSR_MSEL(IP3_27_24, MSIOF3_TXD_C, SEL_MSIOF3_2),
854 PINMUX_IPSR_GPSR(IP3_27_24, HRTS4_N),
855 PINMUX_IPSR_GPSR(IP3_27_24, VI5_DATA11),
856 PINMUX_IPSR_GPSR(IP3_27_24, DU_DG
[all...]
H A Dpfc-r8a7796.c117 #define GPSR1_15 F_(A15, IP3_27_24)
291 #define IP3_27_24 FM(A15) FM(LCDOUT15) FM(MSIOF3_TXD_C) F_(0, 0) FM(HRTS4_N) FM(VI5_DATA11) FM(DU_DG7) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) macro
456 FM(IP0_27_24) IP0_27_24 FM(IP1_27_24) IP1_27_24 FM(IP2_27_24) IP2_27_24 FM(IP3_27_24) IP3_27_24 \
849 PINMUX_IPSR_GPSR(IP3_27_24, A15),
850 PINMUX_IPSR_GPSR(IP3_27_24, LCDOUT15),
851 PINMUX_IPSR_MSEL(IP3_27_24, MSIOF3_TXD_C, SEL_MSIOF3_2),
852 PINMUX_IPSR_GPSR(IP3_27_24, HRTS4_N),
853 PINMUX_IPSR_GPSR(IP3_27_24, VI5_DATA11),
854 PINMUX_IPSR_GPSR(IP3_27_24, DU_DG
[all...]
H A Dpfc-r8a77470.c667 PINMUX_IPSR_GPSR(IP3_27_24, QSPI0_IO3),
668 PINMUX_IPSR_GPSR(IP3_27_24, RD_N),
2757 /* IP3_27_24 [4] */

Completed in 92 milliseconds