Home
last modified time | relevance | path

Searched refs:IMX8ULP_CLK_SPLL3_PFD0_DIV1_GATE (Results 1 - 3 of 3) sorted by relevance

/kernel/linux/linux-6.6/include/dt-bindings/clock/
H A Dimx8ulp-clock.h44 #define IMX8ULP_CLK_SPLL3_PFD0_DIV1_GATE 37 macro
/kernel/linux/linux-6.6/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dimx8ulp-clock.h44 #define IMX8ULP_CLK_SPLL3_PFD0_DIV1_GATE 37 macro
/kernel/linux/linux-6.6/drivers/clk/imx/
H A Dclk-imx8ulp.c179 clks[IMX8ULP_CLK_SPLL3_PFD0_DIV1_GATE] = imx_clk_hw_gate_dis("spll3_pfd0_div1_gate", "spll3_pfd0", base + 0x608, 7); in imx8ulp_clk_cgc1_init()

Completed in 4 milliseconds