Home
last modified time | relevance | path

Searched refs:IMX8ULP_CLK_PLL4_PFD1_DIV2_GATE (Results 1 - 3 of 3) sorted by relevance

/kernel/linux/linux-6.6/include/dt-bindings/clock/
H A Dimx8ulp-clock.h83 #define IMX8ULP_CLK_PLL4_PFD1_DIV2_GATE 16 macro
/kernel/linux/linux-6.6/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dimx8ulp-clock.h83 #define IMX8ULP_CLK_PLL4_PFD1_DIV2_GATE 16 macro
/kernel/linux/linux-6.6/drivers/clk/imx/
H A Dclk-imx8ulp.c273 clks[IMX8ULP_CLK_PLL4_PFD1_DIV2_GATE] = imx_clk_hw_gate_dis("pll4_pfd1_div2_gate", "pll4_pfd1", base + 0x608, 31); in imx8ulp_clk_cgc2_init()

Completed in 3 milliseconds