Searched refs:IMX7ULP_CLK_SPLL_BUS_CLK (Results 1 - 6 of 6) sorted by relevance
/kernel/linux/linux-5.10/scripts/dtc/include-prefixes/dt-bindings/clock/ |
H A D | imx7ulp-clock.h | 57 #define IMX7ULP_CLK_SPLL_BUS_CLK 43 macro
|
/kernel/linux/linux-5.10/include/dt-bindings/clock/ |
H A D | imx7ulp-clock.h | 57 #define IMX7ULP_CLK_SPLL_BUS_CLK 43 macro
|
/kernel/linux/linux-6.6/include/dt-bindings/clock/ |
H A D | imx7ulp-clock.h | 57 #define IMX7ULP_CLK_SPLL_BUS_CLK 43 macro
|
/kernel/linux/linux-6.6/scripts/dtc/include-prefixes/dt-bindings/clock/ |
H A D | imx7ulp-clock.h | 57 #define IMX7ULP_CLK_SPLL_BUS_CLK 43 macro
|
/kernel/linux/linux-5.10/drivers/clk/imx/ |
H A D | clk-imx7ulp.c | 102 hws[IMX7ULP_CLK_SPLL_BUS_CLK] = imx_clk_hw_divider_gate("spll_bus_clk", "spll_sel", CLK_SET_RATE_GATE, base + 0x604, 8, 3, 0, ulp_div_table, &imx_ccm_lock); in imx7ulp_clk_scg1_init()
|
/kernel/linux/linux-6.6/drivers/clk/imx/ |
H A D | clk-imx7ulp.c | 102 hws[IMX7ULP_CLK_SPLL_BUS_CLK] = imx_clk_hw_divider_gate("spll_bus_clk", "spll_sel", CLK_SET_RATE_GATE, base + 0x604, 8, 3, 0, ulp_div_table, &imx_ccm_lock); in imx7ulp_clk_scg1_init()
|
Completed in 3 milliseconds