Home
last modified time | relevance | path

Searched refs:IMX6QDL_CLK_IPU2_DI0_SEL (Results 1 - 6 of 6) sorted by relevance

/kernel/linux/linux-5.10/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dimx6qdl-clock.h50 #define IMX6QDL_CLK_IPU2_DI0_SEL 41 macro
/kernel/linux/linux-5.10/include/dt-bindings/clock/
H A Dimx6qdl-clock.h50 #define IMX6QDL_CLK_IPU2_DI0_SEL 41 macro
/kernel/linux/linux-6.6/include/dt-bindings/clock/
H A Dimx6qdl-clock.h50 #define IMX6QDL_CLK_IPU2_DI0_SEL 41 macro
/kernel/linux/linux-6.6/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dimx6qdl-clock.h50 #define IMX6QDL_CLK_IPU2_DI0_SEL 41 macro
/kernel/linux/linux-5.10/drivers/clk/imx/
H A Dclk-imx6q.c668 hws[IMX6QDL_CLK_IPU2_DI0_SEL] = imx_clk_hw_mux_flags("ipu2_di0_sel", base + 0x38, 0, 3, ipu2_di0_sels_2, ARRAY_SIZE(ipu2_di0_sels_2), CLK_SET_RATE_PARENT); in imx6q_clocks_init()
684 hws[IMX6QDL_CLK_IPU2_DI0_SEL] = imx_clk_hw_mux_flags("ipu2_di0_sel", base + 0x38, 0, 3, ipu2_di0_sels, ARRAY_SIZE(ipu2_di0_sels), CLK_SET_RATE_PARENT); in imx6q_clocks_init()
927 clk_set_parent(hws[IMX6QDL_CLK_IPU2_DI0_SEL]->clk, hws[IMX6QDL_CLK_IPU2_DI0_PRE]->clk); in imx6q_clocks_init()
/kernel/linux/linux-6.6/drivers/clk/imx/
H A Dclk-imx6q.c673 hws[IMX6QDL_CLK_IPU2_DI0_SEL] = imx_clk_hw_mux_flags("ipu2_di0_sel", base + 0x38, 0, 3, ipu2_di0_sels_2, ARRAY_SIZE(ipu2_di0_sels_2), CLK_SET_RATE_PARENT); in imx6q_clocks_init()
689 hws[IMX6QDL_CLK_IPU2_DI0_SEL] = imx_clk_hw_mux_flags("ipu2_di0_sel", base + 0x38, 0, 3, ipu2_di0_sels, ARRAY_SIZE(ipu2_di0_sels), CLK_SET_RATE_PARENT); in imx6q_clocks_init()
938 clk_set_parent(hws[IMX6QDL_CLK_IPU2_DI0_SEL]->clk, hws[IMX6QDL_CLK_IPU2_DI0_PRE]->clk); in imx6q_clocks_init()

Completed in 8 milliseconds