Home
last modified time | relevance | path

Searched refs:HHI_VID_CLK_CNTL (Results 1 - 17 of 17) sorted by relevance

/kernel/linux/linux-5.10/drivers/gpu/drm/meson/
H A Dmeson_vclk.c74 #define HHI_VID_CLK_CNTL 0x17c /* 0x5f offset in data sheet */ macro
885 regmap_update_bits(priv->hhi, HHI_VID_CLK_CNTL, in meson_vclk_set()
894 regmap_update_bits(priv->hhi, HHI_VID_CLK_CNTL, in meson_vclk_set()
903 regmap_update_bits(priv->hhi, HHI_VID_CLK_CNTL, in meson_vclk_set()
912 regmap_update_bits(priv->hhi, HHI_VID_CLK_CNTL, in meson_vclk_set()
921 regmap_update_bits(priv->hhi, HHI_VID_CLK_CNTL, in meson_vclk_set()
930 regmap_update_bits(priv->hhi, HHI_VID_CLK_CNTL, in meson_vclk_set()
945 regmap_update_bits(priv->hhi, HHI_VID_CLK_CNTL, in meson_vclk_set()
959 regmap_update_bits(priv->hhi, HHI_VID_CLK_CNTL, in meson_vclk_set()
973 regmap_update_bits(priv->hhi, HHI_VID_CLK_CNTL, in meson_vclk_set()
[all...]
/kernel/linux/linux-6.6/drivers/gpu/drm/meson/
H A Dmeson_vclk.c74 #define HHI_VID_CLK_CNTL 0x17c /* 0x5f offset in data sheet */ macro
885 regmap_update_bits(priv->hhi, HHI_VID_CLK_CNTL, in meson_vclk_set()
894 regmap_update_bits(priv->hhi, HHI_VID_CLK_CNTL, in meson_vclk_set()
903 regmap_update_bits(priv->hhi, HHI_VID_CLK_CNTL, in meson_vclk_set()
912 regmap_update_bits(priv->hhi, HHI_VID_CLK_CNTL, in meson_vclk_set()
921 regmap_update_bits(priv->hhi, HHI_VID_CLK_CNTL, in meson_vclk_set()
930 regmap_update_bits(priv->hhi, HHI_VID_CLK_CNTL, in meson_vclk_set()
945 regmap_update_bits(priv->hhi, HHI_VID_CLK_CNTL, in meson_vclk_set()
959 regmap_update_bits(priv->hhi, HHI_VID_CLK_CNTL, in meson_vclk_set()
973 regmap_update_bits(priv->hhi, HHI_VID_CLK_CNTL, in meson_vclk_set()
[all...]
/kernel/linux/linux-6.6/drivers/clk/meson/
H A Dmeson8b.h38 #define HHI_VID_CLK_CNTL 0x17c /* 0x5f offset in data sheet */ macro
H A Daxg.h65 #define HHI_VID_CLK_CNTL 0x17c macro
H A Dg12a.h65 #define HHI_VID_CLK_CNTL 0x17c macro
H A Dgxbb.h48 #define HHI_VID_CLK_CNTL 0x17c /* 0x5f offset in data sheet */ macro
H A Daxg.c1301 .offset = HHI_VID_CLK_CNTL,
1393 .offset = HHI_VID_CLK_CNTL,
1421 .offset = HHI_VID_CLK_CNTL,
1435 .offset = HHI_VID_CLK_CNTL,
1449 .offset = HHI_VID_CLK_CNTL,
1463 .offset = HHI_VID_CLK_CNTL,
1477 .offset = HHI_VID_CLK_CNTL,
H A Dgxbb.c1868 .offset = HHI_VID_CLK_CNTL,
1970 .offset = HHI_VID_CLK_CNTL,
1998 .offset = HHI_VID_CLK_CNTL,
2012 .offset = HHI_VID_CLK_CNTL,
2026 .offset = HHI_VID_CLK_CNTL,
2040 .offset = HHI_VID_CLK_CNTL,
2054 .offset = HHI_VID_CLK_CNTL,
H A Dmeson8b.c1241 .offset = HHI_VID_CLK_CNTL,
1272 .offset = HHI_VID_CLK_CNTL,
1288 .offset = HHI_VID_CLK_CNTL,
1318 .offset = HHI_VID_CLK_CNTL,
1348 .offset = HHI_VID_CLK_CNTL,
1378 .offset = HHI_VID_CLK_CNTL,
1408 .offset = HHI_VID_CLK_CNTL,
3672 .reg = HHI_VID_CLK_CNTL,
H A Dg12a.c3144 .offset = HHI_VID_CLK_CNTL,
3236 .offset = HHI_VID_CLK_CNTL,
3264 .offset = HHI_VID_CLK_CNTL,
3278 .offset = HHI_VID_CLK_CNTL,
3292 .offset = HHI_VID_CLK_CNTL,
3306 .offset = HHI_VID_CLK_CNTL,
3320 .offset = HHI_VID_CLK_CNTL,
/kernel/linux/linux-5.10/drivers/clk/meson/
H A Dmeson8b.h38 #define HHI_VID_CLK_CNTL 0x17c /* 0x5f offset in data sheet */ macro
H A Dgxbb.h48 #define HHI_VID_CLK_CNTL 0x17c /* 0x5f offset in data sheet */ macro
H A Daxg.h66 #define HHI_VID_CLK_CNTL 0x17c macro
H A Dg12a.h65 #define HHI_VID_CLK_CNTL 0x17c macro
H A Dgxbb.c1865 .offset = HHI_VID_CLK_CNTL,
1967 .offset = HHI_VID_CLK_CNTL,
1995 .offset = HHI_VID_CLK_CNTL,
2009 .offset = HHI_VID_CLK_CNTL,
2023 .offset = HHI_VID_CLK_CNTL,
2037 .offset = HHI_VID_CLK_CNTL,
2051 .offset = HHI_VID_CLK_CNTL,
H A Dmeson8b.c1178 .offset = HHI_VID_CLK_CNTL,
1209 .offset = HHI_VID_CLK_CNTL,
1225 .offset = HHI_VID_CLK_CNTL,
1255 .offset = HHI_VID_CLK_CNTL,
1285 .offset = HHI_VID_CLK_CNTL,
1315 .offset = HHI_VID_CLK_CNTL,
1345 .offset = HHI_VID_CLK_CNTL,
3617 .reg = HHI_VID_CLK_CNTL,
H A Dg12a.c3141 .offset = HHI_VID_CLK_CNTL,
3233 .offset = HHI_VID_CLK_CNTL,
3261 .offset = HHI_VID_CLK_CNTL,
3275 .offset = HHI_VID_CLK_CNTL,
3289 .offset = HHI_VID_CLK_CNTL,
3303 .offset = HHI_VID_CLK_CNTL,
3317 .offset = HHI_VID_CLK_CNTL,

Completed in 28 milliseconds