Searched refs:GEN10_CACHE_MODE_SS (Results 1 - 4 of 4) sorted by relevance
| /kernel/linux/linux-6.6/drivers/gpu/drm/i915/gt/ |
| H A D | intel_workarounds.c | 652 wa_mcr_add(wal, GEN10_CACHE_MODE_SS, 0, in icl_ctx_workarounds_init()
2432 wa_mcr_masked_en(wal, GEN10_CACHE_MODE_SS, in rcs_engine_wa_init()
2511 wa_mcr_add(wal, GEN10_CACHE_MODE_SS, 0, in rcs_engine_wa_init()
2961 wa_mcr_masked_en(wal, GEN10_CACHE_MODE_SS, DISABLE_ECC); in ccs_engine_wa_init()
3048 wa_mcr_masked_en(wal, GEN10_CACHE_MODE_SS, in general_render_compute_wa_init()
3142 wa_mcr_add(wal, GEN10_CACHE_MODE_SS, 0, in general_render_compute_wa_init()
|
| H A D | intel_gt_regs.h | 1166 #define GEN10_CACHE_MODE_SS MCR_REG(0xe420) macro
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/i915/gt/ |
| H A D | intel_workarounds.c | 609 GEN10_CACHE_MODE_SS, in icl_ctx_workarounds_init()
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/i915/ |
| H A D | i915_reg.h | 3046 #define GEN10_CACHE_MODE_SS _MMIO(0xe420) macro
|
Completed in 48 milliseconds