Home
last modified time | relevance | path

Searched refs:FPRS_FEF (Results 1 - 25 of 30) sorted by relevance

12

/kernel/linux/linux-5.10/arch/sparc/include/asm/
H A Dvisasm.h17 andcc %o5, (FPRS_FEF|FPRS_DU), %g0; \
23 297: wr %g0, FPRS_FEF, %fprs; \
39 andcc %o5, FPRS_FEF, %g0; \
43 297: wr %o5, FPRS_FEF, %fprs;
60 " " : : "i" (FPRS_FEF|FPRS_DU) : in save_and_clear_fpu()
/kernel/linux/linux-6.6/arch/sparc/include/asm/
H A Dvisasm.h17 andcc %o5, (FPRS_FEF|FPRS_DU), %g0; \
23 297: wr %g0, FPRS_FEF, %fprs; \
39 andcc %o5, FPRS_FEF, %g0; \
43 297: wr %o5, FPRS_FEF, %fprs;
60 " " : : "i" (FPRS_FEF|FPRS_DU) : in save_and_clear_fpu()
/kernel/linux/linux-5.10/arch/sparc/kernel/
H A Drtrap_64.S59 andcc %l5, FPRS_FEF, %g0
335 andcc %l2, (FPRS_FEF|FPRS_DU), %g0
338 andcc %l2, FPRS_FEF, %g0
343 wr %g1, FPRS_FEF, %fprs
367 5: wr %g0, FPRS_FEF, %fprs
H A Dunaligned_64.c553 if (!(current_thread_info()->fpsaved[0] & FPRS_FEF)) { in handle_ldf_stq()
554 current_thread_info()->fpsaved[0] = FPRS_FEF; in handle_ldf_stq()
635 if (!(current_thread_info()->fpsaved[0] & FPRS_FEF)) { in handle_lddfmna()
636 current_thread_info()->fpsaved[0] = FPRS_FEF; in handle_lddfmna()
H A Dfpu_traps.S12 andcc %g5, FPRS_FEF, %g0
25 wr %g0, FPRS_FEF, %fprs
26 andcc %g5, FPRS_FEF, %g0
192 wr %g0, FPRS_FEF, %fprs ! clean DU/DL bits
H A Dptrace_64.c363 if (fprs & FPRS_FEF) { in fpregs64_get()
406 fprs |= (FPRS_FEF | FPRS_DL | FPRS_DU); in fpregs64_set()
688 enabled = t->fpsaved[0] & FPRS_FEF; in fpregs32_get()
737 fprs |= (FPRS_FEF | FPRS_DL); in fpregs32_set()
841 if (t->fpsaved[0] & FPRS_FEF) in getfpregs_get()
881 fprs |= (FPRS_FEF | FPRS_DL); in setfpregs_set()
H A Dsignal32.c368 if (current_thread_info()->fpsaved[0] & FPRS_FEF) in setup_frame32()
396 if (current_thread_info()->fpsaved[0] & FPRS_FEF) in setup_frame32()
502 if (current_thread_info()->fpsaved[0] & FPRS_FEF) in setup_rt_frame32()
530 if (current_thread_info()->fpsaved[0] & FPRS_FEF) in setup_rt_frame32()
H A Dsignal_64.c158 fenab = (current_thread_info()->fpsaved[0] & FPRS_FEF); in sparc64_get_context()
364 if (current_thread_info()->fpsaved[0] & FPRS_FEF) in setup_rt_frame()
385 if (current_thread_info()->fpsaved[0] & FPRS_FEF) { in setup_rt_frame()
/kernel/linux/linux-6.6/arch/sparc/kernel/
H A Drtrap_64.S59 andcc %l5, FPRS_FEF, %g0
335 andcc %l2, (FPRS_FEF|FPRS_DU), %g0
338 andcc %l2, FPRS_FEF, %g0
343 wr %g1, FPRS_FEF, %fprs
367 5: wr %g0, FPRS_FEF, %fprs
H A Dunaligned_64.c553 if (!(current_thread_info()->fpsaved[0] & FPRS_FEF)) { in handle_ldf_stq()
554 current_thread_info()->fpsaved[0] = FPRS_FEF; in handle_ldf_stq()
635 if (!(current_thread_info()->fpsaved[0] & FPRS_FEF)) { in handle_lddfmna()
636 current_thread_info()->fpsaved[0] = FPRS_FEF; in handle_lddfmna()
H A Dfpu_traps.S12 andcc %g5, FPRS_FEF, %g0
25 wr %g0, FPRS_FEF, %fprs
26 andcc %g5, FPRS_FEF, %g0
192 wr %g0, FPRS_FEF, %fprs ! clean DU/DL bits
H A Dptrace_64.c362 if (fprs & FPRS_FEF) { in fpregs64_get()
405 fprs |= (FPRS_FEF | FPRS_DL | FPRS_DU); in fpregs64_set()
686 enabled = t->fpsaved[0] & FPRS_FEF; in fpregs32_get()
735 fprs |= (FPRS_FEF | FPRS_DL); in fpregs32_set()
839 if (t->fpsaved[0] & FPRS_FEF) in getfpregs_get()
879 fprs |= (FPRS_FEF | FPRS_DL); in setfpregs_set()
H A Dsignal32.c369 if (current_thread_info()->fpsaved[0] & FPRS_FEF) in setup_frame32()
397 if (current_thread_info()->fpsaved[0] & FPRS_FEF) in setup_frame32()
503 if (current_thread_info()->fpsaved[0] & FPRS_FEF) in setup_rt_frame32()
531 if (current_thread_info()->fpsaved[0] & FPRS_FEF) in setup_rt_frame32()
H A Dsignal_64.c158 fenab = (current_thread_info()->fpsaved[0] & FPRS_FEF); in sparc64_get_context()
364 if (current_thread_info()->fpsaved[0] & FPRS_FEF) in setup_rt_frame()
385 if (current_thread_info()->fpsaved[0] & FPRS_FEF) { in setup_rt_frame()
/kernel/linux/linux-5.10/arch/sparc/lib/
H A DNG4memcpy.S14 #define FPRS_FEF 0x04 define
21 andcc %o5, FPRS_FEF, %g0; \
23 wr %g0, FPRS_FEF, %fprs; \
29 #define VISExitHalf and %o5, FPRS_FEF, %o5; wr %o5, 0x0, %fprs
32 #define VISExitHalf and %o5, FPRS_FEF, %o5; wr %o5, 0x0, %fprs
H A DU3memcpy.S14 #define FPRS_FEF 0x04 define
16 #define VISEntryHalf rd %fprs, %o5; wr %g0, FPRS_FEF, %fprs; \
18 #define VISExitHalf and %o5, FPRS_FEF, %o5; wr %o5, 0x0, %fprs
20 #define VISEntryHalf rd %fprs, %o5; wr %g0, FPRS_FEF, %fprs
21 #define VISExitHalf and %o5, FPRS_FEF, %o5; wr %o5, 0x0, %fprs
H A DVISsave.S48 mov FPRS_DU | FPRS_DL | FPRS_FEF, %o5
H A DNG2memcpy.S16 #define FPRS_FEF 0x04 define
18 #define VISEntryHalf rd %fprs, %o5; wr %g0, FPRS_FEF, %fprs; \
20 #define VISExitHalf and %o5, FPRS_FEF, %o5; wr %o5, 0x0, %fprs
22 #define VISEntryHalf rd %fprs, %o5; wr %g0, FPRS_FEF, %fprs
23 #define VISExitHalf and %o5, FPRS_FEF, %o5; wr %o5, 0x0, %fprs
H A DU1memcpy.S17 #define FPRS_FEF 0x04 define
19 #define VISEntry rd %fprs, %o5; wr %g0, FPRS_FEF, %fprs; \
21 #define VISExit and %o5, FPRS_FEF, %o5; wr %o5, 0x0, %fprs
23 #define VISEntry rd %fprs, %o5; wr %g0, FPRS_FEF, %fprs
24 #define VISExit and %o5, FPRS_FEF, %o5; wr %o5, 0x0, %fprs
/kernel/linux/linux-6.6/arch/sparc/lib/
H A DNG4memcpy.S14 #define FPRS_FEF 0x04 define
21 andcc %o5, FPRS_FEF, %g0; \
23 wr %g0, FPRS_FEF, %fprs; \
29 #define VISExitHalf and %o5, FPRS_FEF, %o5; wr %o5, 0x0, %fprs
32 #define VISExitHalf and %o5, FPRS_FEF, %o5; wr %o5, 0x0, %fprs
H A DU3memcpy.S14 #define FPRS_FEF 0x04 define
16 #define VISEntryHalf rd %fprs, %o5; wr %g0, FPRS_FEF, %fprs; \
18 #define VISExitHalf and %o5, FPRS_FEF, %o5; wr %o5, 0x0, %fprs
20 #define VISEntryHalf rd %fprs, %o5; wr %g0, FPRS_FEF, %fprs
21 #define VISExitHalf and %o5, FPRS_FEF, %o5; wr %o5, 0x0, %fprs
H A DVISsave.S48 mov FPRS_DU | FPRS_DL | FPRS_FEF, %o5
H A DU1memcpy.S17 #define FPRS_FEF 0x04 define
19 #define VISEntry rd %fprs, %o5; wr %g0, FPRS_FEF, %fprs; \
21 #define VISExit and %o5, FPRS_FEF, %o5; wr %o5, 0x0, %fprs
23 #define VISEntry rd %fprs, %o5; wr %g0, FPRS_FEF, %fprs
24 #define VISExit and %o5, FPRS_FEF, %o5; wr %o5, 0x0, %fprs
H A DNG2memcpy.S16 #define FPRS_FEF 0x04 define
18 #define VISEntryHalf rd %fprs, %o5; wr %g0, FPRS_FEF, %fprs; \
20 #define VISExitHalf and %o5, FPRS_FEF, %o5; wr %o5, 0x0, %fprs
22 #define VISEntryHalf rd %fprs, %o5; wr %g0, FPRS_FEF, %fprs
23 #define VISExitHalf and %o5, FPRS_FEF, %o5; wr %o5, 0x0, %fprs
/kernel/linux/linux-5.10/arch/sparc/include/uapi/asm/
H A Dpstate.h85 #define FPRS_FEF _AC(0x0000000000000004,UL) /* FPU Enable. */ macro

Completed in 16 milliseconds

12