Searched refs:DMCU_IRAM_RD_CTRL (Results 1 - 6 of 6) sorted by relevance
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dce/ |
H A D | dce_dmcu.h | 43 SR(DMCU_IRAM_RD_CTRL), \ 61 SR(DMCU_IRAM_RD_CTRL), \ 78 SR(DMCU_IRAM_RD_CTRL), \ 214 uint32_t DMCU_IRAM_RD_CTRL; member
|
H A D | dce_link_encoder.h | 49 SR(DMCU_IRAM_RD_CTRL), \ 83 SR(DMCU_IRAM_RD_CTRL), \ 156 uint32_t DMCU_IRAM_RD_CTRL; member
|
H A D | dce_dmcu.c | 113 /* Write address to IRAM_RD_ADDR in DMCU_IRAM_RD_CTRL */ in dce_get_dmcu_psr_state() 114 REG_WRITE(DMCU_IRAM_RD_CTRL, psr_state_offset); in dce_get_dmcu_psr_state() 341 REG_WRITE(DMCU_IRAM_RD_CTRL, dmcu_version_offset); in dcn10_get_dmcu_version() 531 /* Write address to IRAM_RD_ADDR in DMCU_IRAM_RD_CTRL */ in dcn10_get_dmcu_psr_state() 532 REG_WRITE(DMCU_IRAM_RD_CTRL, psr_state_offset); in dcn10_get_dmcu_psr_state()
|
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dce/ |
H A D | dce_dmcu.h | 47 SR(DMCU_IRAM_RD_CTRL), \ 65 SR(DMCU_IRAM_RD_CTRL), \ 82 SR(DMCU_IRAM_RD_CTRL), \ 225 uint32_t DMCU_IRAM_RD_CTRL; member
|
H A D | dce_link_encoder.h | 49 SR(DMCU_IRAM_RD_CTRL), \ 83 SR(DMCU_IRAM_RD_CTRL), \ 156 uint32_t DMCU_IRAM_RD_CTRL; member
|
H A D | dce_dmcu.c | 117 /* Write address to IRAM_RD_ADDR in DMCU_IRAM_RD_CTRL */ in dce_get_dmcu_psr_state() 118 REG_WRITE(DMCU_IRAM_RD_CTRL, psr_state_offset); in dce_get_dmcu_psr_state() 344 REG_WRITE(DMCU_IRAM_RD_CTRL, dmcu_version_offset); in dcn10_get_dmcu_version() 534 /* Write address to IRAM_RD_ADDR in DMCU_IRAM_RD_CTRL */ in dcn10_get_dmcu_psr_state() 535 REG_WRITE(DMCU_IRAM_RD_CTRL, psr_state_offset); in dcn10_get_dmcu_psr_state()
|
Completed in 5 milliseconds