Home
last modified time | relevance | path

Searched refs:DCMD (Results 1 - 5 of 5) sorted by relevance

/kernel/linux/linux-5.10/drivers/tty/
H A Dsynclinkmp.c378 #define DCMD 0x95 macro
2207 write_reg(info, TXDMA + DCMD, SWABORT); /* reset/init DMA channel */ in isr_txeom()
2359 write_reg(info, TXDMA + DCMD, SWABORT); /* reset/init DMA channel */ in isr_txdmaok()
2964 write_reg(info, TXDMA + DCMD, SWABORT); /* reset/init DMA channel */ in tx_abort()
4110 write_reg(info, RXDMA + DCMD, SWABORT); /* reset/init Rx DMA */ in rx_stop()
4136 write_reg(info, RXDMA + DCMD, SWABORT); /* reset/init Rx DMA */ in rx_start()
4211 write_reg(info, TXDMA + DCMD, SWABORT); /* reset/init DMA channel */ in tx_start()
4255 write_reg(info, TXDMA + DCMD, SWABORT); /* reset/init DMA channel */ in tx_stop()
/kernel/linux/linux-5.10/drivers/dma/
H A Dpxa_dma.c33 #define DCMD(n) (0x020c + ((n) << 4)) macro
80 u32 dcmd; /* DCMD value for the current transfer */
272 dcmd = _phy_readl_relaxed(phy, DCMD); in chan_state_show()
H A Dmmp_pdma.c31 #define DCMD 0x020c macro
78 u32 dcmd; /* DCMD value for the current transfer */
/kernel/linux/linux-6.6/drivers/dma/
H A Dpxa_dma.c33 #define DCMD(n) (0x020c + ((n) << 4)) macro
80 u32 dcmd; /* DCMD value for the current transfer */
272 dcmd = _phy_readl_relaxed(phy, DCMD); in chan_state_show()
H A Dmmp_pdma.c30 #define DCMD 0x020c macro
77 u32 dcmd; /* DCMD value for the current transfer */

Completed in 19 milliseconds