Home
last modified time | relevance | path

Searched refs:CPLL_CFG0_PLL_DIV_RATIO_SHIFT (Results 1 - 3 of 3) sorted by relevance

/kernel/linux/linux-5.10/arch/mips/include/asm/mach-ralink/
H A Dmt7620.h62 #define CPLL_CFG0_PLL_DIV_RATIO_SHIFT 10 macro
/kernel/linux/linux-6.6/drivers/clk/ralink/
H A Dclk-mtmips.c67 #define CPLL_CFG0_PLL_DIV_RATIO_SHIFT 10 macro
562 div = (t >> CPLL_CFG0_PLL_DIV_RATIO_SHIFT) & in mt7620_pll_recalc_rate()
/kernel/linux/linux-5.10/arch/mips/ralink/
H A Dmt7620.c427 div = (reg >> CPLL_CFG0_PLL_DIV_RATIO_SHIFT) & in mt7620_get_cpu_pll_rate()

Completed in 4 milliseconds