| /kernel/linux/linux-5.10/scripts/dtc/include-prefixes/dt-bindings/clock/ |
| H A D | mt8135-clk.h | 82 #define CLK_TOP_MSDC30_2_SEL 71 macro
|
| H A D | mt8173-clk.h | 108 #define CLK_TOP_MSDC30_2_SEL 98 macro
|
| H A D | mt2701-clk.h | 101 #define CLK_TOP_MSDC30_2_SEL 90 macro
|
| H A D | mt2712-clk.h | 145 #define CLK_TOP_MSDC30_2_SEL 114 macro
|
| /kernel/linux/linux-5.10/include/dt-bindings/clock/ |
| H A D | mt8135-clk.h | 82 #define CLK_TOP_MSDC30_2_SEL 71 macro
|
| H A D | mt8173-clk.h | 108 #define CLK_TOP_MSDC30_2_SEL 98 macro
|
| H A D | mt2701-clk.h | 101 #define CLK_TOP_MSDC30_2_SEL 90 macro
|
| H A D | mt2712-clk.h | 145 #define CLK_TOP_MSDC30_2_SEL 114 macro
|
| /kernel/linux/linux-6.6/include/dt-bindings/clock/ |
| H A D | mediatek,mt6795-clk.h | 106 #define CLK_TOP_MSDC30_2_SEL 95 macro
|
| H A D | mt8135-clk.h | 82 #define CLK_TOP_MSDC30_2_SEL 71 macro
|
| H A D | mt8173-clk.h | 108 #define CLK_TOP_MSDC30_2_SEL 98 macro
|
| H A D | mt2701-clk.h | 101 #define CLK_TOP_MSDC30_2_SEL 90 macro
|
| H A D | mt2712-clk.h | 145 #define CLK_TOP_MSDC30_2_SEL 114 macro
|
| H A D | mt8192-clk.h | 38 #define CLK_TOP_MSDC30_2_SEL 26 macro
|
| /kernel/linux/linux-6.6/scripts/dtc/include-prefixes/dt-bindings/clock/ |
| H A D | mediatek,mt6795-clk.h | 106 #define CLK_TOP_MSDC30_2_SEL 95 macro
|
| H A D | mt8135-clk.h | 82 #define CLK_TOP_MSDC30_2_SEL 71 macro
|
| H A D | mt8173-clk.h | 108 #define CLK_TOP_MSDC30_2_SEL 98 macro
|
| H A D | mt2701-clk.h | 101 #define CLK_TOP_MSDC30_2_SEL 90 macro
|
| H A D | mt2712-clk.h | 145 #define CLK_TOP_MSDC30_2_SEL 114 macro
|
| H A D | mt8192-clk.h | 38 #define CLK_TOP_MSDC30_2_SEL 26 macro
|
| /kernel/linux/linux-6.6/drivers/clk/mediatek/ |
| H A D | clk-mt6795-topckgen.c | 476 TOP_MUX_GATE(CLK_TOP_MSDC30_2_SEL, "msdc30_2_sel", msdc30_2_parents, 0x80, 0, 3, 7, 0),
|
| H A D | clk-mt8173-topckgen.c | 557 MUX_GATE_FLAGS(CLK_TOP_MSDC30_2_SEL, "msdc30_2_sel", msdc30_2_parents,
|
| H A D | clk-mt8135.c | 367 MUX_GATE(CLK_TOP_MSDC30_2_SEL, "msdc30_2_sel", msdc30_parents, 0x0148, 8, 3, 15),
|
| H A D | clk-mt2712.c | 668 MUX_GATE(CLK_TOP_MSDC30_2_SEL, "msdc30_2_sel", msdc30_1_parents,
|
| /kernel/linux/linux-5.10/drivers/clk/mediatek/ |
| H A D | clk-mt8135.c | 365 MUX_GATE(CLK_TOP_MSDC30_2_SEL, "msdc30_2_sel", msdc30_parents, 0x0148, 8, 3, 15),
|