Home
last modified time | relevance | path

Searched refs:CLK_TOP_CAMTG5 (Results 1 - 12 of 12) sorted by relevance

/kernel/linux/linux-5.10/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dmt6779-clk.h152 #define CLK_TOP_CAMTG5 142 macro
/kernel/linux/linux-5.10/include/dt-bindings/clock/
H A Dmt6779-clk.h152 #define CLK_TOP_CAMTG5 142 macro
/kernel/linux/linux-6.6/include/dt-bindings/clock/
H A Dmt8186-clk.h27 #define CLK_TOP_CAMTG5 8 macro
H A Dmt6779-clk.h152 #define CLK_TOP_CAMTG5 142 macro
H A Dmt8195-clk.h37 #define CLK_TOP_CAMTG5 25 macro
/kernel/linux/linux-6.6/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dmt6779-clk.h152 #define CLK_TOP_CAMTG5 142 macro
H A Dmt8186-clk.h27 #define CLK_TOP_CAMTG5 8 macro
H A Dmt8195-clk.h37 #define CLK_TOP_CAMTG5 25 macro
/kernel/linux/linux-6.6/drivers/clk/mediatek/
H A Dclk-mt8186-topckgen.c525 MUX_GATE_CLR_SET_UPD(CLK_TOP_CAMTG5, "top_camtg5",
H A Dclk-mt6779.c777 MUX_GATE_CLR_SET_UPD(CLK_TOP_CAMTG5, "camtg5_sel", camtg5_parents,
H A Dclk-mt8195-topckgen.c924 MUX_GATE_CLR_SET_UPD(CLK_TOP_CAMTG5, "top_camtg5",
/kernel/linux/linux-5.10/drivers/clk/mediatek/
H A Dclk-mt6779.c777 MUX_GATE_CLR_SET_UPD(CLK_TOP_CAMTG5, "camtg5_sel", camtg5_parents,

Completed in 18 milliseconds