Home
last modified time | relevance | path

Searched refs:CLK_TOP_CAMTG2 (Results 1 - 15 of 15) sorted by relevance

/kernel/linux/linux-5.10/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dmt6779-clk.h40 #define CLK_TOP_CAMTG2 30 macro
/kernel/linux/linux-5.10/include/dt-bindings/clock/
H A Dmt6779-clk.h40 #define CLK_TOP_CAMTG2 30 macro
/kernel/linux/linux-6.6/include/dt-bindings/clock/
H A Dmt8186-clk.h24 #define CLK_TOP_CAMTG2 5 macro
H A Dmt6779-clk.h40 #define CLK_TOP_CAMTG2 30 macro
H A Dmediatek,mt8188-clk.h33 #define CLK_TOP_CAMTG2 22 macro
H A Dmt8195-clk.h34 #define CLK_TOP_CAMTG2 22 macro
/kernel/linux/linux-6.6/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dmt6779-clk.h40 #define CLK_TOP_CAMTG2 30 macro
H A Dmt8186-clk.h24 #define CLK_TOP_CAMTG2 5 macro
H A Dmediatek,mt8188-clk.h33 #define CLK_TOP_CAMTG2 22 macro
H A Dmt8195-clk.h34 #define CLK_TOP_CAMTG2 22 macro
/kernel/linux/linux-6.6/drivers/clk/mediatek/
H A Dclk-mt8186-topckgen.c518 MUX_GATE_CLR_SET_UPD(CLK_TOP_CAMTG2, "top_camtg2",
H A Dclk-mt8188-topckgen.c1009 MUX_GATE_CLR_SET_UPD(CLK_TOP_CAMTG2, "top_camtg2",
H A Dclk-mt6779.c677 MUX_GATE_CLR_SET_UPD(CLK_TOP_CAMTG2, "camtg2_sel", camtg2_parents,
H A Dclk-mt8195-topckgen.c917 MUX_GATE_CLR_SET_UPD(CLK_TOP_CAMTG2, "top_camtg2",
/kernel/linux/linux-5.10/drivers/clk/mediatek/
H A Dclk-mt6779.c677 MUX_GATE_CLR_SET_UPD(CLK_TOP_CAMTG2, "camtg2_sel", camtg2_parents,

Completed in 25 milliseconds