Home
last modified time | relevance | path

Searched refs:CLK_PPMULCD0 (Results 1 - 12 of 12) sorted by relevance

/kernel/linux/linux-5.10/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dexynos4.h222 #define CLK_PPMULCD0 408 macro
H A Dexynos3250.h191 #define CLK_PPMULCD0 185 macro
/kernel/linux/linux-5.10/include/dt-bindings/clock/
H A Dexynos4.h222 #define CLK_PPMULCD0 408 macro
H A Dexynos3250.h191 #define CLK_PPMULCD0 185 macro
/kernel/linux/linux-6.6/include/dt-bindings/clock/
H A Dexynos4.h223 #define CLK_PPMULCD0 408 macro
H A Dexynos3250.h191 #define CLK_PPMULCD0 185 macro
/kernel/linux/linux-6.6/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dexynos4.h223 #define CLK_PPMULCD0 408 macro
H A Dexynos3250.h191 #define CLK_PPMULCD0 185 macro
/kernel/linux/linux-5.10/drivers/clk/samsung/
H A Dclk-exynos3250.c620 GATE(CLK_PPMULCD0, "ppmulcd0", "div_aclk_160", GATE_IP_LCD, 5,
H A Dclk-exynos4.c834 GATE(CLK_PPMULCD0, "ppmulcd0", "aclk160", GATE_IP_LCD0, 5, 0, 0),
/kernel/linux/linux-6.6/drivers/clk/samsung/
H A Dclk-exynos3250.c625 GATE(CLK_PPMULCD0, "ppmulcd0", "div_aclk_160", GATE_IP_LCD, 5,
H A Dclk-exynos4.c838 GATE(CLK_PPMULCD0, "ppmulcd0", "aclk160", GATE_IP_LCD0, 5, 0, 0),

Completed in 18 milliseconds