Home
last modified time | relevance | path

Searched refs:CLK_PCLK_DDR_PHY0 (Results 1 - 6 of 6) sorted by relevance

/kernel/linux/linux-5.10/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dexynos5433.h376 #define CLK_PCLK_DDR_PHY0 179 macro
/kernel/linux/linux-5.10/include/dt-bindings/clock/
H A Dexynos5433.h376 #define CLK_PCLK_DDR_PHY0 179 macro
/kernel/linux/linux-6.6/include/dt-bindings/clock/
H A Dexynos5433.h372 #define CLK_PCLK_DDR_PHY0 179 macro
/kernel/linux/linux-6.6/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dexynos5433.h372 #define CLK_PCLK_DDR_PHY0 179 macro
/kernel/linux/linux-5.10/drivers/clk/samsung/
H A Dclk-exynos5433.c1468 GATE(CLK_PCLK_DDR_PHY0, "pclk_ddr_phy0", "div_aclk_mif_133",
/kernel/linux/linux-6.6/drivers/clk/samsung/
H A Dclk-exynos5433.c1491 GATE(CLK_PCLK_DDR_PHY0, "pclk_ddr_phy0", "div_aclk_mif_133",

Completed in 38 milliseconds