Home
last modified time | relevance | path

Searched refs:CLK_BDP_WR_CHANNEL_DI_PXL (Results 1 - 6 of 6) sorted by relevance

/kernel/linux/linux-5.10/drivers/clk/mediatek/
H A Dclk-mt2712-bdp.c47 GATE_BDP(CLK_BDP_WR_CHANNEL_DI_PXL, "bdp_di_pxl", "di_sel", 19),
/kernel/linux/linux-6.6/drivers/clk/mediatek/
H A Dclk-mt2712-bdp.c41 GATE_BDP(CLK_BDP_WR_CHANNEL_DI_PXL, "bdp_di_pxl", "di_sel", 19),
/kernel/linux/linux-5.10/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dmt2712-clk.h394 #define CLK_BDP_WR_CHANNEL_DI_PXL 16 macro
/kernel/linux/linux-5.10/include/dt-bindings/clock/
H A Dmt2712-clk.h394 #define CLK_BDP_WR_CHANNEL_DI_PXL 16 macro
/kernel/linux/linux-6.6/include/dt-bindings/clock/
H A Dmt2712-clk.h394 #define CLK_BDP_WR_CHANNEL_DI_PXL 16 macro
/kernel/linux/linux-6.6/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dmt2712-clk.h394 #define CLK_BDP_WR_CHANNEL_DI_PXL 16 macro

Completed in 7 milliseconds