Home
last modified time | relevance | path

Searched refs:CLKID_MPLL0_DIV (Results 1 - 20 of 20) sorted by relevance

/kernel/linux/linux-6.6/include/dt-bindings/clock/
H A Daxg-clkc.h76 #define CLKID_MPLL0_DIV 65 macro
H A Dgxbb-clkc.h150 #define CLKID_MPLL0_DIV 142 macro
H A Dmeson8b-clkc.h103 #define CLKID_MPLL0_DIV 96 macro
H A Dg12a-clkc.h80 #define CLKID_MPLL0_DIV 69 macro
/kernel/linux/linux-6.6/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Daxg-clkc.h76 #define CLKID_MPLL0_DIV 65 macro
H A Dmeson8b-clkc.h103 #define CLKID_MPLL0_DIV 96 macro
H A Dgxbb-clkc.h150 #define CLKID_MPLL0_DIV 142 macro
H A Dg12a-clkc.h80 #define CLKID_MPLL0_DIV 69 macro
/kernel/linux/linux-5.10/drivers/clk/meson/
H A Dmeson8b.h80 #define CLKID_MPLL0_DIV 96 macro
H A Dgxbb.h147 #define CLKID_MPLL0_DIV 142 macro
H A Daxg.h121 #define CLKID_MPLL0_DIV 65 macro
H A Dg12a.h146 #define CLKID_MPLL0_DIV 69 macro
H A Dmeson8b.c2811 [CLKID_MPLL0_DIV] = &meson8b_mpll0_div.hw,
3018 [CLKID_MPLL0_DIV] = &meson8b_mpll0_div.hw,
3236 [CLKID_MPLL0_DIV] = &meson8b_mpll0_div.hw,
H A Dgxbb.c2873 [CLKID_MPLL0_DIV] = &gxbb_mpll0_div.hw,
3084 [CLKID_MPLL0_DIV] = &gxl_mpll0_div.hw,
H A Daxg.c1223 [CLKID_MPLL0_DIV] = &axg_mpll0_div.hw,
H A Dg12a.c4256 [CLKID_MPLL0_DIV] = &g12a_mpll0_div.hw,
4482 [CLKID_MPLL0_DIV] = &g12a_mpll0_div.hw,
4737 [CLKID_MPLL0_DIV] = &g12a_mpll0_div.hw,
/kernel/linux/linux-6.6/drivers/clk/meson/
H A Dmeson8b.c2872 [CLKID_MPLL0_DIV] = &meson8b_mpll0_div.hw,
3076 [CLKID_MPLL0_DIV] = &meson8b_mpll0_div.hw,
3291 [CLKID_MPLL0_DIV] = &meson8b_mpll0_div.hw,
H A Dgxbb.c2875 [CLKID_MPLL0_DIV] = &gxbb_mpll0_div.hw,
3082 [CLKID_MPLL0_DIV] = &gxl_mpll0_div.hw,
H A Dg12a.c4320 [CLKID_MPLL0_DIV] = &g12a_mpll0_div.hw,
4545 [CLKID_MPLL0_DIV] = &g12a_mpll0_div.hw,
4805 [CLKID_MPLL0_DIV] = &g12a_mpll0_div.hw,
H A Daxg.c1961 [CLKID_MPLL0_DIV] = &axg_mpll0_div.hw,

Completed in 32 milliseconds