Home
last modified time | relevance | path

Searched refs:BIT15 (Results 1 - 25 of 34) sorted by relevance

12

/kernel/linux/linux-5.10/drivers/staging/rtl8723bs/include/
H A Drtl8723b_spec.h213 #define IMR_HSISR_IND_ON_INT_8723B BIT15 /* HSISR Indicator (HSIMR & HSISR is true, this bit is set to 1) */
241 #define IMR_BCNDOK2_8723B BIT15 /* Beacon Queue DMA OK Interrupt 2 */
H A Dhal_com_reg.h623 #define RRSR_MCS3 BIT15
733 #define CAM_VALID BIT15
789 #define IMR_TXFOVW BIT15 /* Transmit FIFO Overflow */
807 #define IMR_TSF_BIT32_TOGGLE BIT15
837 #define PHIMR_HSISR_IND_ON BIT15
888 #define UHIMR_HSISR_IND BIT15
943 #define IMR_HSISR_IND_ON_INT_88E BIT15 /* HSISR Indicator (HSIMR & HSISR is true, this bit is set to 1) */
972 #define IMR_BCNDOK2_88E BIT15 /* Beacon Queue DMA OK Interrup 2 */
1036 #define RCR_RSVD_BIT15 BIT15 /* Reserved */
H A Dosdep_service.h36 #define BIT15 0x00008000 macro
/kernel/linux/linux-6.6/drivers/staging/rtl8723bs/include/
H A Drtl8723b_spec.h201 #define IMR_HSISR_IND_ON_INT_8723B BIT15 /* HSISR Indicator (HSIMR & HSISR is true, this bit is set to 1) */
229 #define IMR_BCNDOK2_8723B BIT15 /* Beacon Queue DMA OK Interrupt 2 */
H A Dosdep_service.h32 #define BIT15 0x00008000 macro
H A Dhal_com_reg.h562 #define RRSR_MCS3 BIT15
644 #define CAM_VALID BIT15
700 #define IMR_TXFOVW BIT15 /* Transmit FIFO Overflow */
718 #define IMR_TSF_BIT32_TOGGLE BIT15
747 #define RCR_RSVD_BIT15 BIT15 /* Reserved */
/kernel/linux/linux-5.10/drivers/staging/rtl8192e/rtl8192e/
H A Dr8192E_hw.h180 #define CAM_VALID BIT15
213 #define IMR_TXFOVW BIT15
246 #define TPPoll_StopHCCA BIT15
376 #define RRSR_MCS3 BIT15
H A Drtl_cam.c115 usConfig |= BIT15 | (KeyType<<2); in rtl92e_set_key()
117 usConfig |= BIT15 | (KeyType<<2) | KeyIndex; in rtl92e_set_key()
/kernel/linux/linux-5.10/drivers/net/wireless/realtek/rtlwifi/btcoexist/
H A Dhalbt_precomp.h46 #define BIT15 0x00008000 macro
/kernel/linux/linux-6.6/drivers/net/wireless/realtek/rtlwifi/btcoexist/
H A Dhalbt_precomp.h46 #define BIT15 0x00008000 macro
/kernel/linux/linux-5.10/drivers/staging/rtl8723bs/hal/
H A DHal8723BReg.h395 #define IMR_HSISR_IND_ON_INT_8723B BIT15 /* HSISR Indicator (HSIMR & HSISR is true, this bit is set to 1) */
423 #define IMR_BCNDOK2_8723B BIT15 /* Beacon Queue DMA OK Interrupt 2 */
H A Dodm_debug.h76 #define ODM_COMP_CFO_TRACKING BIT15
/kernel/linux/linux-6.6/drivers/staging/rtl8192e/rtl8192e/
H A Drtl_cam.c97 usConfig |= BIT15 | (KeyType << 2); in rtl92e_set_key()
99 usConfig |= BIT15 | (KeyType << 2) | KeyIndex; in rtl92e_set_key()
H A Dr8192E_hw.h107 #define IMR_TXFOVW BIT15
/kernel/linux/linux-6.6/drivers/staging/rtl8723bs/hal/
H A DHal8723BReg.h390 #define IMR_HSISR_IND_ON_INT_8723B BIT15 /* HSISR Indicator (HSIMR & HSISR is true, this bit is set to 1) */
418 #define IMR_BCNDOK2_8723B BIT15 /* Beacon Queue DMA OK Interrupt 2 */
/kernel/linux/linux-5.10/drivers/staging/rtl8192e/
H A Drtl819x_Qos.h25 #define BIT15 0x00008000 macro
/kernel/linux/linux-6.6/drivers/staging/rtl8192e/
H A Drtl819x_Qos.h25 #define BIT15 0x00008000 macro
/kernel/linux/linux-5.10/include/uapi/linux/
H A Dsynclink.h34 #define BIT15 0x8000 macro
/kernel/linux/linux-6.6/include/uapi/linux/
H A Dsynclink.h34 #define BIT15 0x8000 macro
/kernel/linux/patches/linux-6.6/prebuilts/usr/include/linux/
H A Dsynclink.h38 #define BIT15 0x8000 macro
/kernel/linux/patches/linux-4.19/prebuilts/usr/include/linux/
H A Dsynclink.h25 #define BIT15 0x8000 macro
/kernel/linux/patches/linux-5.10/prebuilts/usr/include/linux/
H A Dsynclink.h38 #define BIT15 0x8000 macro
/kernel/linux/linux-5.10/drivers/tty/
H A Dsynclink.c556 #define MISCSTATUS_RXC_LATCHED BIT15
576 #define SICR_RXC_ACTIVE BIT15
578 #define SICR_RXC (BIT15|BIT14)
633 #define DICR_MASTER BIT15
1838 usc_OutReg(info, PCR, (u16)((usc_InReg(info, PCR) | BIT15) | BIT14)); in shutdown()
4552 RegValue |= BIT15; in usc_set_sdlc_mode()
4554 RegValue |= BIT15 | BIT14; in usc_set_sdlc_mode()
4596 case HDLC_ENCODING_BIPHASE_MARK: RegValue |= BIT15; break; in usc_set_sdlc_mode()
4597 case HDLC_ENCODING_BIPHASE_SPACE: RegValue |= BIT15 | BIT13; break; in usc_set_sdlc_mode()
4598 case HDLC_ENCODING_BIPHASE_LEVEL: RegValue |= BIT15 | BIT1 in usc_set_sdlc_mode()
[all...]
/kernel/linux/linux-6.6/drivers/scsi/
H A Ddc395x.h61 #define BIT15 0x00008000 macro
/kernel/linux/linux-5.10/drivers/scsi/
H A Ddc395x.h61 #define BIT15 0x00008000 macro

Completed in 37 milliseconds

12