Home
last modified time | relevance | path

Searched refs:AUX_SW_CONTROL (Results 1 - 9 of 9) sorted by relevance

/kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dce/
H A Ddce_aux.h37 SRI(AUX_SW_CONTROL, DP_AUX, id), \
46 SRI(AUX_SW_CONTROL, DP_AUX, id), \
56 uint32_t AUX_SW_CONTROL; member
97 AUX_SF(AUX_SW_CONTROL, AUX_SW_START_DELAY, mask_sh),\
98 AUX_SF(AUX_SW_CONTROL, AUX_SW_WR_BYTES, mask_sh),\
99 AUX_SF(AUX_SW_CONTROL, AUX_SW_GO, mask_sh),\
121 AUX_SF(AUX_SW_CONTROL, AUX_SW_START_DELAY, mask_sh),\
122 AUX_SF(AUX_SW_CONTROL, AUX_SW_WR_BYTES, mask_sh),\
123 AUX_SF(AUX_SW_CONTROL, AUX_SW_GO, mask_sh),\
H A Ddce_aux.c230 REG_UPDATE_2(AUX_SW_CONTROL, in submit_channel_request()
269 REG_UPDATE(AUX_SW_CONTROL, AUX_SW_GO, 1); in submit_channel_request()
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dce/
H A Ddce_aux.h38 SRI(AUX_SW_CONTROL, DP_AUX, id), \
47 SRI(AUX_SW_CONTROL, DP_AUX, id), \
57 uint32_t AUX_SW_CONTROL; member
98 AUX_SF(AUX_SW_CONTROL, AUX_SW_START_DELAY, mask_sh),\
99 AUX_SF(AUX_SW_CONTROL, AUX_SW_WR_BYTES, mask_sh),\
100 AUX_SF(AUX_SW_CONTROL, AUX_SW_GO, mask_sh),\
122 AUX_SF(AUX_SW_CONTROL, AUX_SW_START_DELAY, mask_sh),\
123 AUX_SF(AUX_SW_CONTROL, AUX_SW_WR_BYTES, mask_sh),\
124 AUX_SF(AUX_SW_CONTROL, AUX_SW_GO, mask_sh),\
H A Ddce_aux.c237 REG_UPDATE_2(AUX_SW_CONTROL, in submit_channel_request()
276 REG_UPDATE(AUX_SW_CONTROL, AUX_SW_GO, 1); in submit_channel_request()
/kernel/linux/linux-5.10/drivers/gpu/drm/radeon/
H A Dradeon_dp_auxch.c113 WREG32(AUX_SW_CONTROL + aux_offset[instance], in radeon_dp_aux_transfer_native()
115 WREG32(AUX_SW_CONTROL + aux_offset[instance], in radeon_dp_aux_transfer_native()
148 WREG32(AUX_SW_CONTROL + aux_offset[instance], in radeon_dp_aux_transfer_native()
H A Dnid.h836 #define AUX_SW_CONTROL 0x6204 macro
/kernel/linux/linux-6.6/drivers/gpu/drm/radeon/
H A Dradeon_dp_auxch.c113 WREG32(AUX_SW_CONTROL + aux_offset[instance], in radeon_dp_aux_transfer_native()
115 WREG32(AUX_SW_CONTROL + aux_offset[instance], in radeon_dp_aux_transfer_native()
148 WREG32(AUX_SW_CONTROL + aux_offset[instance], in radeon_dp_aux_transfer_native()
H A Dnid.h836 #define AUX_SW_CONTROL 0x6204 macro
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/dcn32/
H A Ddcn32_resource.h584 SRI_ARR(AUX_SW_DATA, DP_AUX, id), SRI_ARR(AUX_SW_CONTROL, DP_AUX, id), \

Completed in 15 milliseconds