Home
last modified time | relevance | path

Searched refs:AR_SREV_9300_20_OR_LATER (Results 1 - 24 of 24) sorted by relevance

/kernel/linux/linux-5.10/drivers/net/wireless/ath/ath9k/
H A Dbtcoex.c79 if (AR_SREV_9300_20_OR_LATER(ah)) in ath9k_hw_init_btcoex_hw()
152 } else if (AR_SREV_9300_20_OR_LATER(ah)) { in ath9k_hw_btcoex_init_scheme()
283 if (!AR_SREV_9300_20_OR_LATER(ah)) { in ath9k_hw_btcoex_set_weight()
339 if (AR_SREV_9300_20_OR_LATER(ah)) { in ath9k_hw_btcoex_enable_3wire()
428 if (!AR_SREV_9300_20_OR_LATER(ah)) in ath9k_hw_btcoex_disable()
438 if (AR_SREV_9300_20_OR_LATER(ah)) { in ath9k_hw_btcoex_disable()
456 if (AR_SREV_9300_20_OR_LATER(ah)) { in ath9k_hw_btcoex_bt_stomp()
H A Dhw.c355 if (!AR_SREV_9300_20_OR_LATER(ah)) { in ath9k_hw_chip_test()
406 if (AR_SREV_9300_20_OR_LATER(ah)) { in ath9k_hw_init_config()
478 if (!AR_SREV_9300_20_OR_LATER(ah)) in ath9k_hw_init_defaults()
527 if (!AR_SREV_9300_20_OR_LATER(ah)) { in ath9k_hw_post_init()
547 if (AR_SREV_9300_20_OR_LATER(ah)) { in ath9k_hw_post_init()
560 if (!AR_SREV_9300_20_OR_LATER(ah)) in ath9k_hw_attach_ops()
609 if (AR_SREV_9300_20_OR_LATER(ah)) { in __ath9k_hw_init()
947 if (AR_SREV_9300_20_OR_LATER(ah)) { in ath9k_hw_init_interrupt_masks()
998 if (AR_SREV_9300_20_OR_LATER(ah)) { in ath9k_hw_init_interrupt_masks()
1203 if (!AR_SREV_9300_20_OR_LATER(a in ath9k_hw_set_dma()
[all...]
H A Dani.c193 else if (AR_SREV_9300_20_OR_LATER(ah) && in ath9k_hw_set_ofdm_nil()
198 else if (!AR_SREV_9300_20_OR_LATER(ah) && in ath9k_hw_set_ofdm_nil()
206 if (!AR_SREV_9300_20_OR_LATER(ah)) in ath9k_hw_set_ofdm_nil()
263 if (!AR_SREV_9300_20_OR_LATER(ah) || AR_SREV_9485(ah) || in ath9k_hw_set_cck_nil()
484 if (AR_SREV_9300_20_OR_LATER(ah)) { in ath9k_hw_ani_init()
498 ani->mrcCCK = AR_SREV_9300_20_OR_LATER(ah) ? true : false; in ath9k_hw_ani_init()
H A Dreg.h23 #define AR_CR_RXE (AR_SREV_9300_20_OR_LATER(ah) ? 0x0000000c : 0x00000004)
355 #define AR_ISR_S2_S (AR_SREV_9300_20_OR_LATER(ah) ? 0x00d0 : 0x00cc)
356 #define AR_ISR_S3_S (AR_SREV_9300_20_OR_LATER(ah) ? 0x00d4 : 0x00d0)
357 #define AR_ISR_S4_S (AR_SREV_9300_20_OR_LATER(ah) ? 0x00d8 : 0x00d4)
358 #define AR_ISR_S5_S (AR_SREV_9300_20_OR_LATER(ah) ? 0x00dc : 0x00d8)
891 #define AR_SREV_9300_20_OR_LATER(_ah) \ macro
1178 (AR_SREV_9300_20_OR_LATER(ah) ? 0x4050 : 0x404c))
1201 (AR_SREV_9300_20_OR_LATER(ah) ? 0x4058 : 0x4050))
1206 (AR_SREV_9300_20_OR_LATER(ah) ? 0x405c : 0x4054))
1225 (AR_SREV_9300_20_OR_LATER(a
[all...]
H A Drng.c117 if (!AR_SREV_9300_20_OR_LATER(ah)) in ath9k_rng_start()
H A Dcommon-init.c198 else if (AR_SREV_9300_20_OR_LATER(ah)) in ath9k_cmn_setup_ht_cap()
H A Dmac.c461 if (AR_SREV_9300_20_OR_LATER(ah) && in ath9k_hw_resettxqueue()
504 if (AR_SREV_9300_20_OR_LATER(ah)) in ath9k_hw_resettxqueue()
713 if (!AR_SREV_9300_20_OR_LATER(ah)) { in ath9k_hw_stopdmarecv()
948 if (AR_SREV_9300_20_OR_LATER(ah)) { in ath9k_hw_set_interrupts()
H A Deeprom.c665 if (AR_SREV_9300_20_OR_LATER(ah)) in ath9k_hw_eeprom_init()
H A Dmain.c224 if (AR_SREV_9300_20_OR_LATER(ah)) { in ath_prepare_reset()
714 if (AR_SREV_9300_20_OR_LATER(ah)) in ath9k_start()
2332 if (AR_SREV_9300_20_OR_LATER(ah)) in validate_antenna_mask()
H A Ddebug.c931 max_reg_offset = AR_SREV_9300_20_OR_LATER(sc->sc_ah) ? 0x8800 : 0xb500; in open_file_regdump()
H A Dar9003_calib.c321 if (AR_SREV_9300_20_OR_LATER(ah)) { in ar9003_hw_init_cal_settings()
H A Dxmit.c1146 if (!AR_SREV_9300_20_OR_LATER(ah)) { in ath_get_rate_txpower()
/kernel/linux/linux-6.6/drivers/net/wireless/ath/ath9k/
H A Dbtcoex.c79 if (AR_SREV_9300_20_OR_LATER(ah)) in ath9k_hw_init_btcoex_hw()
152 } else if (AR_SREV_9300_20_OR_LATER(ah)) { in ath9k_hw_btcoex_init_scheme()
283 if (!AR_SREV_9300_20_OR_LATER(ah)) { in ath9k_hw_btcoex_set_weight()
339 if (AR_SREV_9300_20_OR_LATER(ah)) { in ath9k_hw_btcoex_enable_3wire()
428 if (!AR_SREV_9300_20_OR_LATER(ah)) in ath9k_hw_btcoex_disable()
438 if (AR_SREV_9300_20_OR_LATER(ah)) { in ath9k_hw_btcoex_disable()
456 if (AR_SREV_9300_20_OR_LATER(ah)) { in ath9k_hw_btcoex_bt_stomp()
H A Dhw.c354 if (!AR_SREV_9300_20_OR_LATER(ah)) { in ath9k_hw_chip_test()
405 if (AR_SREV_9300_20_OR_LATER(ah)) { in ath9k_hw_init_config()
477 if (!AR_SREV_9300_20_OR_LATER(ah)) in ath9k_hw_init_defaults()
526 if (!AR_SREV_9300_20_OR_LATER(ah)) { in ath9k_hw_post_init()
546 if (AR_SREV_9300_20_OR_LATER(ah)) { in ath9k_hw_post_init()
559 if (!AR_SREV_9300_20_OR_LATER(ah)) in ath9k_hw_attach_ops()
608 if (AR_SREV_9300_20_OR_LATER(ah)) { in __ath9k_hw_init()
946 if (AR_SREV_9300_20_OR_LATER(ah)) { in ath9k_hw_init_interrupt_masks()
997 if (AR_SREV_9300_20_OR_LATER(ah)) { in ath9k_hw_init_interrupt_masks()
1202 if (!AR_SREV_9300_20_OR_LATER(a in ath9k_hw_set_dma()
[all...]
H A Dani.c193 else if (AR_SREV_9300_20_OR_LATER(ah) && in ath9k_hw_set_ofdm_nil()
198 else if (!AR_SREV_9300_20_OR_LATER(ah) && in ath9k_hw_set_ofdm_nil()
206 if (!AR_SREV_9300_20_OR_LATER(ah)) in ath9k_hw_set_ofdm_nil()
263 if (!AR_SREV_9300_20_OR_LATER(ah) || AR_SREV_9485(ah) || in ath9k_hw_set_cck_nil()
484 if (AR_SREV_9300_20_OR_LATER(ah)) { in ath9k_hw_ani_init()
498 ani->mrcCCK = AR_SREV_9300_20_OR_LATER(ah) ? true : false; in ath9k_hw_ani_init()
H A Dreg.h23 #define AR_CR_RXE(_ah) (AR_SREV_9300_20_OR_LATER(_ah) ? 0x0000000c : 0x00000004)
355 #define AR_ISR_S2_S(_ah) (AR_SREV_9300_20_OR_LATER(_ah) ? 0x00d0 : 0x00cc)
356 #define AR_ISR_S3_S(_ah) (AR_SREV_9300_20_OR_LATER(_ah) ? 0x00d4 : 0x00d0)
357 #define AR_ISR_S4_S(_ah) (AR_SREV_9300_20_OR_LATER(_ah) ? 0x00d8 : 0x00d4)
358 #define AR_ISR_S5_S(_ah) (AR_SREV_9300_20_OR_LATER(_ah) ? 0x00dc : 0x00d8)
891 #define AR_SREV_9300_20_OR_LATER(_ah) \ macro
1178 (AR_SREV_9300_20_OR_LATER(_ah) ? 0x4050 : 0x404c))
1201 (AR_SREV_9300_20_OR_LATER(_ah) ? 0x4058 : 0x4050))
1206 (AR_SREV_9300_20_OR_LATER(_ah) ? 0x405c : 0x4054))
1225 (AR_SREV_9300_20_OR_LATER(_a
[all...]
H A Drng.c103 if (!AR_SREV_9300_20_OR_LATER(ah)) in ath9k_rng_start()
H A Dcommon-init.c198 else if (AR_SREV_9300_20_OR_LATER(ah)) in ath9k_cmn_setup_ht_cap()
H A Dmac.c461 if (AR_SREV_9300_20_OR_LATER(ah) && in ath9k_hw_resettxqueue()
504 if (AR_SREV_9300_20_OR_LATER(ah)) in ath9k_hw_resettxqueue()
713 if (!AR_SREV_9300_20_OR_LATER(ah)) { in ath9k_hw_stopdmarecv()
948 if (AR_SREV_9300_20_OR_LATER(ah)) { in ath9k_hw_set_interrupts()
H A Deeprom.c673 if (AR_SREV_9300_20_OR_LATER(ah)) in ath9k_hw_eeprom_init()
H A Dmain.c224 if (AR_SREV_9300_20_OR_LATER(ah)) { in ath_prepare_reset()
714 if (AR_SREV_9300_20_OR_LATER(ah)) in ath9k_start()
2327 if (AR_SREV_9300_20_OR_LATER(ah)) in validate_antenna_mask()
H A Dar9003_calib.c321 if (AR_SREV_9300_20_OR_LATER(ah)) { in ar9003_hw_init_cal_settings()
H A Ddebug.c950 max_reg_offset = AR_SREV_9300_20_OR_LATER(sc->sc_ah) ? 0x8800 : 0xb500; in open_file_regdump()
H A Dxmit.c1209 if (!AR_SREV_9300_20_OR_LATER(ah)) { in ath_get_rate_txpower()

Completed in 45 milliseconds